Friday, 2020-01-03

*** tpb has joined #litex00:00
*** CarlFK has quit IRC00:43
*** CarlFK has joined #litex02:08
*** rohitksingh has joined #litex04:03
*** CarlFK has quit IRC08:33
*** m4ssi has joined #litex08:34
*** rohitksingh has quit IRC10:08
*** rohitksingh has joined #litex10:20
*** rohitksingh has quit IRC13:35
*** rohitksingh has joined #litex13:36
*** m4ssi has quit IRC15:24
*** CarlFK has joined #litex15:40
*** CarlFK has quit IRC16:05
*** rohitksingh_ has joined #litex18:38
*** rohitksingh_ has quit IRC18:38
*** rohitksingh_ has joined #litex18:40
*** rohitksingh has quit IRC18:41
*** rohitksingh has joined #litex18:41
*** rohitksingh__ has joined #litex18:42
*** rohitksingh_ has quit IRC18:45
*** rohitksingh has quit IRC18:45
*** rohitksingh__ has quit IRC18:47
*** rohitksingh has joined #litex18:49
*** rohitksingh_ has joined #litex18:50
*** rohitksingh__ has joined #litex18:52
*** rohitksingh___ has joined #litex18:53
*** rohitksingh has quit IRC18:53
*** rohitksingh_ has quit IRC18:55
*** rohitksingh has joined #litex18:55
*** rohitksingh__ has quit IRC18:56
*** rohitksingh_ has joined #litex18:56
*** rohitksingh___ has quit IRC18:57
*** rohitksingh has quit IRC18:59
*** rohitksingh has joined #litex18:59
*** rohitksingh_ has quit IRC19:00
*** rohitksingh_ has joined #litex19:01
*** rohitksingh__ has joined #litex19:02
*** rohitksingh___ has joined #litex19:03
*** rohitksingh has quit IRC19:04
*** rohitksingh has joined #litex19:04
*** rohitksingh_ has quit IRC19:05
*** rohitksingh_ has joined #litex19:05
*** rohitksingh__ has quit IRC19:06
*** rohitksingh__ has joined #litex19:07
*** rohitksingh___ has quit IRC19:07
*** rohitksingh has quit IRC19:09
*** rohitksingh_ has quit IRC19:09
*** rohitksingh__ has quit IRC19:11
*** CarlFK has joined #litex20:18
*** CarlFK has quit IRC20:22
somlo_florent_: I still don't know where CSR endianness "happens", but while digging around, I stumbled upon csr_bus/SRAM, which should be selected and aligned the same way as CSRBank :) -- https://github.com/enjoy-digital/litex/pull/33221:43
tpbTitle: interconnect/csr_bus/SRAM: allow 64-bit alignment (on 64-bit CPUs) by gsomlo · Pull Request #332 · enjoy-digital/litex · GitHub (at github.com)21:43
somlo_florent_: now, in the future, we might want to consider encoding strings at memory width that's equal to csr_data_width instead of hardcoded-8 (https://github.com/enjoy-digital/litex/blob/master/litex/soc/cores/identifier.py#L15)21:54
tpbTitle: litex/identifier.py at master · enjoy-digital/litex · GitHub (at github.com)21:54
somlobut that's independent from the current PR21:55
somlooh, and Happy New Year! :)22:05

Generated by irclog2html.py 2.13.1 by Marius Gedminas - find it at mg.pov.lt!