Thursday, 2019-12-19

*** tpb has joined #litex00:00
*** CarlFK has joined #litex00:32
*** rohitksingh has quit IRC01:34
*** rohitksingh has joined #litex02:04
*** rohitksingh has quit IRC02:25
*** rohitksingh has joined #litex02:33
*** rohitksingh has quit IRC02:48
*** scanakci has joined #litex02:56
*** CarlFK has quit IRC03:19
*** rohitksingh has joined #litex03:34
*** rohitksingh has quit IRC04:08
*** rohitksingh has joined #litex05:24
*** rohitksingh has quit IRC05:32
*** _whitelogger has quit IRC05:54
*** _whitelogger has joined #litex05:57
*** _whitelogger has quit IRC06:12
*** _whitelogger has joined #litex06:15
*** CarlFK has joined #litex07:58
*** rohitksingh has joined #litex09:40
*** scanakci has quit IRC13:36
somlohas anyone managed to build a versa_ecp5 SoC with working Ethernet recently? I'm using yosys 613334d, trellis 4e0b215, nextpnr dd7f7a5 (built on Dec. 11), and the most recent LiteX14:10
somlono matter whether I try to build a Rocket system at 60 MHz or a vexriscv at 75MHz, when it tries to tftp-boot "bios.bin", the tftp server sees the requests and replies to them, but the ecp5 board acts like it never receives any return traffic, and fails out of netboot14:12
somlo_florent_, daveshah: ^^^^14:12
daveshahWith whatever Yosys nextpnr and LiteX I have (circa a week or two old) it seems alright14:19
somlodaveshah: do you have a copy of the bitstream you could share -- so I can rule out *physical* hardware and networking?14:23
somlodaveshah: nvm, I grabbed a really old one I had from months ago, and it tftp's just fine14:25
somloit's gotta be at the intersection of my specific toolchain, litex, and liteeth version14:26
daveshahSorry, got hit by a power cut which briefly took out the phone masts too14:50
daveshahWill continue looking once power is back14:51
daveshahSo as far as I can tell, with latest Yosys and nextpnr, it is fine15:17
daveshahthat was with LiteX 3d20442f and liteeth f2b3f7ee15:19
daveshahSeems to work fine with latest LiteX too15:27
daveshahhttps://usercontent.irccloud-cdn.com/file/GSIKiPYK/top.bit15:28
somlook, maybe I landed on a weird yosys+nxtpnr combination, let me try to rebuild both from latest sources, see if that changes anything for me...15:32
somlowell, just yosys, since both my trellis and nextpnr are at their latest github versions...15:36
somlodaveshah: http://mirror.ini.cmu.edu/top.svf (built using yosys f52c6ef, trellis 4e0b215, nextpnr dd7f7a5, and current litex/liteeth/litedram)17:07
somlocommand was "litex/litex/boards/targets/versa_ecp5.py --gateware-toolchain trellis --sys-clk-freq 75e6 --with-ethernet --cpu-type vexriscv"17:08
somloif you get a chance to try it on a 5g versa and tell me if ethernet works for you -- because it still won't for me :(17:09
daveshahsomlo: works fine here...17:14
somlough... works fine here with my *other* versa5g board... What I don't get then is why that really old bitstream I tried on the "broken" one *did* work...17:18
somloanyhow, me and my weird hardware heisen-bugs, sorry for all the noise :)17:18
* somlo needs to add "try another board" into his troubleshooting workflow :)17:22
daveshahGuess it is something marginal around the RGMII link to the phy18:20
_florent_somlo: it could be worth adjusting the delays values of the DELAYF:18:32
_florent_https://github.com/enjoy-digital/liteeth/blob/master/liteeth/phy/ecp5rgmii.py#L7618:32
tpbTitle: liteeth/ecp5rgmii.py at master · enjoy-digital/liteeth · GitHub (at github.com)18:32
_florent_https://github.com/enjoy-digital/liteeth/blob/master/liteeth/phy/ecp5rgmii.py#L9418:32
tpbTitle: liteeth/ecp5rgmii.py at master · enjoy-digital/liteeth · GitHub (at github.com)18:32
_florent_https://github.com/enjoy-digital/liteeth/blob/master/liteeth/phy/ecp5rgmii.py#L14818:33
tpbTitle: liteeth/ecp5rgmii.py at master · enjoy-digital/liteeth · GitHub (at github.com)18:33
_florent_i haven't played that much with it since the expected values were working, but this would maybe need some adjustements to be more reliable18:34
somlo_florent_: thanks, I'll try playing with that next time I plug in the *other* versa board :)18:47
*** rohitksingh has quit IRC19:40
*** key2 has quit IRC19:45
*** key2 has joined #litex19:45
*** davidc__ has quit IRC20:06
*** davidc__ has joined #litex20:06
*** scanakci has joined #litex20:17
*** nrossi has quit IRC20:19
*** dkozel has quit IRC22:33
*** dkozel has joined #litex22:34

Generated by irclog2html.py 2.13.1 by Marius Gedminas - find it at mg.pov.lt!