| *** tpb has joined #litex | 00:00 | |
| *** CarlFK has joined #litex | 00:06 | |
| *** nrossi has joined #litex | 04:21 | |
| *** _whitelogger has quit IRC | 05:15 | |
| *** _whitelogger has joined #litex | 05:18 | |
| *** CarlFK has quit IRC | 07:50 | |
| *** CarlFK has joined #litex | 07:54 | |
| *** keesj has quit IRC | 09:31 | |
| *** keesj has joined #litex | 10:44 | |
| somlo | daveshah: if I use yosys at #9e4801cca7, my point-to-point wide axi rocket-litedram setup works fine; as soon as I move to the immediately adjacent #ca99b1ee8dc, linux hangs on boot | 14:25 |
|---|---|---|
| somlo | it's only the point-to-point AXI based design that exhibits the problem, and it doesn't look like stochasticity of p&r has anything to do with it (happens pretty predictably) | 14:26 |
| somlo | out of desperation at how little sense this makes, I'm building the latest yosys (#419ca5c2) with #ca99b1ee reverted, to see what happens | 14:27 |
| daveshah | The only change I can see in that PR is some new idstrings, which might have a small stochastic impact on synthesis | 14:28 |
| somlo | maybe we're tickling a migen, or litex/axi bug that somehow didn't manifest earlier? | 14:29 |
| daveshah | If you try changing an identifier name somewhere, that should have a similar permutation effect | 14:33 |
| daveshah | Seems unlikely, more likely an issue on the Yosys or nextpnr side | 14:33 |
| somlo | ok, let's see what happens when I build with #419ca5c2 and reverted #ca99b1ee (should be up to another hour or so -- as I mentioned yesterday, later yosys commits take much longer to build litex/rocket on the trellisboard) | 14:37 |
| somlo | and that's out of a sample of two (both times I tried it over the last two-three days, it took a LOOONG time to p&r the output of latest yosys) | 14:38 |
| somlo | ok, yosys done compiling, now running litex build | 15:00 |
| somlo | daveshah: reverting #ca99b1ee on top of current master (#419ca5c2) got me a working design | 15:33 |
| somlo | now, to be 100% sure, I'm building #419ca5c2 without the revert, to rule out some other interaction effects | 15:34 |
| somlo | would it make sense to diff the yosys json output with vs. without the "offending" commit ? | 15:36 |
| daveshah | I expect it would be too chaotic to diff in any meaningful way | 15:40 |
| daveshah | But you could have a look at the ilang after `proc` | 15:40 |
| daveshah | that is the point where that commit stops having any impact - so if the rtlil is the same after `proc` with and without the commit then it is some other stochastic impact of the commit rather than a bug in or triggered directly by the commit | 15:41 |
| somlo | seems without the revert, yosys-master generated json once again takes very long to p&r | 17:14 |
| somlo | specifically, *route* (placement takes about the same as it ever has) | 17:15 |
| *** nrossi has quit IRC | 21:04 | |
| *** CarlFK has quit IRC | 22:29 | |
| *** CarlFK has joined #litex | 22:30 | |
Generated by irclog2html.py 2.13.1 by Marius Gedminas - find it at mg.pov.lt!