Tuesday, 2019-11-26

*** tpb has joined #litex00:00
*** freemint has quit IRC00:03
*** freemint has joined #litex00:03
*** freeemint has joined #litex01:20
*** freemint has quit IRC01:23
*** freeemint has quit IRC01:33
*** rohitksingh has joined #litex01:59
*** CarlFK has quit IRC02:56
*** rohitksingh has quit IRC03:07
*** CarlFK has joined #litex03:52
*** CarlFK has quit IRC05:44
*** nrossi has joined #litex06:07
*** futarisIRCcloud has quit IRC07:50
*** freemint has joined #litex13:06
*** keesj has joined #litex13:45
keesjHi13:45
*** CarlFK has joined #litex15:40
*** ambro718 has joined #litex16:33
*** CarlFK has quit IRC17:29
*** rohitksingh has joined #litex18:41
somlodaveshah: just a heads-up, I bumped yosys, trellis, and nextpnr to their respective freshest commits available on github18:49
somloand the yosys transition from #81876a3 to #db22687 is doing something weird to litex/rocket on the trellisboard18:50
somloI have an as-of-yet uncommitted 256-bit-wide mem-axi rocket variant, and the symptom is that memtest passes, bios runs, and the tftp transfer completes, but once the BBL tries to start running the linux kernel, it just "hangs"18:51
somlosorry, that is the level of detail I have right now :)18:51
somlowith the older yosys, the kernel loads, busybox runs, and all is happy18:51
somlowith the newer yosys, it just hangs after BBL hands over control to linux18:52
daveshahDo you think you'd be able to bisect?18:52
somlotried leaving out "--nowidelut", but that just stops memtest from passing altogether18:52
somloyes, I will bisect, but tomorrow (or later this evening, US EST :) -- bad weather incoming, outstanding yard work :)18:53
somlobisect should be simple (although maybe a bit time consuming), since I don't have any special patches to deal with right now, it's just straightforward upstream commits18:54
somlothe reason I haven't committed the wide axi-mem rocket variants yet is that I'm waiting for an upstream fix to something I have to patch manually right now: https://github.com/chipsalliance/rocket-chip/issues/216818:55
tpbTitle: commit #f31e21b5b breaks yosys synthesis · Issue #2168 · chipsalliance/rocket-chip · GitHub (at github.com)18:55
somlobut that's neither here nor there :) Just wanted to see if you had an immediate prime suspect18:56
somlooh, another "high-level" symptom is that it works if I use a narrow Rocket version with the wishbone-based converter, only hates it when I do native point-to-point (wide) AXI between rocket and litedram18:57
somloanyhow, yardwork, then bisect, and I will let you know once I have something a bit more useful and actionable :)18:57
*** CarlFK has joined #litex19:03
*** freemint has quit IRC19:16
*** freemint has joined #litex19:36
*** freemint has quit IRC19:55
*** freemint has joined #litex19:55
*** CarlFK has quit IRC19:58
*** freemint has quit IRC19:58
*** freemint has joined #litex19:59
*** rohitksingh has quit IRC20:08
*** freemint has quit IRC20:09
*** rohitksingh has joined #litex20:15
*** rohitksingh has quit IRC20:22
*** CarlFK has joined #litex20:29
*** ambro718 has quit IRC21:02
*** nrossi has quit IRC21:07
*** rohitksingh has joined #litex21:54
*** rohitksingh has quit IRC22:29
*** freemint has joined #litex22:30
*** freemint has quit IRC22:46
*** futarisIRCcloud has joined #litex23:31
*** freemint has joined #litex23:32

Generated by irclog2html.py 2.13.1 by Marius Gedminas - find it at mg.pov.lt!