*** tpb has joined #litex | 00:00 | |
*** freemint has quit IRC | 00:03 | |
*** freemint has joined #litex | 00:03 | |
*** freeemint has joined #litex | 01:20 | |
*** freemint has quit IRC | 01:23 | |
*** freeemint has quit IRC | 01:33 | |
*** rohitksingh has joined #litex | 01:59 | |
*** CarlFK has quit IRC | 02:56 | |
*** rohitksingh has quit IRC | 03:07 | |
*** CarlFK has joined #litex | 03:52 | |
*** CarlFK has quit IRC | 05:44 | |
*** nrossi has joined #litex | 06:07 | |
*** futarisIRCcloud has quit IRC | 07:50 | |
*** freemint has joined #litex | 13:06 | |
*** keesj has joined #litex | 13:45 | |
keesj | Hi | 13:45 |
---|---|---|
*** CarlFK has joined #litex | 15:40 | |
*** ambro718 has joined #litex | 16:33 | |
*** CarlFK has quit IRC | 17:29 | |
*** rohitksingh has joined #litex | 18:41 | |
somlo | daveshah: just a heads-up, I bumped yosys, trellis, and nextpnr to their respective freshest commits available on github | 18:49 |
somlo | and the yosys transition from #81876a3 to #db22687 is doing something weird to litex/rocket on the trellisboard | 18:50 |
somlo | I have an as-of-yet uncommitted 256-bit-wide mem-axi rocket variant, and the symptom is that memtest passes, bios runs, and the tftp transfer completes, but once the BBL tries to start running the linux kernel, it just "hangs" | 18:51 |
somlo | sorry, that is the level of detail I have right now :) | 18:51 |
somlo | with the older yosys, the kernel loads, busybox runs, and all is happy | 18:51 |
somlo | with the newer yosys, it just hangs after BBL hands over control to linux | 18:52 |
daveshah | Do you think you'd be able to bisect? | 18:52 |
somlo | tried leaving out "--nowidelut", but that just stops memtest from passing altogether | 18:52 |
somlo | yes, I will bisect, but tomorrow (or later this evening, US EST :) -- bad weather incoming, outstanding yard work :) | 18:53 |
somlo | bisect should be simple (although maybe a bit time consuming), since I don't have any special patches to deal with right now, it's just straightforward upstream commits | 18:54 |
somlo | the reason I haven't committed the wide axi-mem rocket variants yet is that I'm waiting for an upstream fix to something I have to patch manually right now: https://github.com/chipsalliance/rocket-chip/issues/2168 | 18:55 |
tpb | Title: commit #f31e21b5b breaks yosys synthesis · Issue #2168 · chipsalliance/rocket-chip · GitHub (at github.com) | 18:55 |
somlo | but that's neither here nor there :) Just wanted to see if you had an immediate prime suspect | 18:56 |
somlo | oh, another "high-level" symptom is that it works if I use a narrow Rocket version with the wishbone-based converter, only hates it when I do native point-to-point (wide) AXI between rocket and litedram | 18:57 |
somlo | anyhow, yardwork, then bisect, and I will let you know once I have something a bit more useful and actionable :) | 18:57 |
*** CarlFK has joined #litex | 19:03 | |
*** freemint has quit IRC | 19:16 | |
*** freemint has joined #litex | 19:36 | |
*** freemint has quit IRC | 19:55 | |
*** freemint has joined #litex | 19:55 | |
*** CarlFK has quit IRC | 19:58 | |
*** freemint has quit IRC | 19:58 | |
*** freemint has joined #litex | 19:59 | |
*** rohitksingh has quit IRC | 20:08 | |
*** freemint has quit IRC | 20:09 | |
*** rohitksingh has joined #litex | 20:15 | |
*** rohitksingh has quit IRC | 20:22 | |
*** CarlFK has joined #litex | 20:29 | |
*** ambro718 has quit IRC | 21:02 | |
*** nrossi has quit IRC | 21:07 | |
*** rohitksingh has joined #litex | 21:54 | |
*** rohitksingh has quit IRC | 22:29 | |
*** freemint has joined #litex | 22:30 | |
*** freemint has quit IRC | 22:46 | |
*** futarisIRCcloud has joined #litex | 23:31 | |
*** freemint has joined #litex | 23:32 |
Generated by irclog2html.py 2.13.1 by Marius Gedminas - find it at mg.pov.lt!