| *** tpb has joined #litex | 00:00 | |
| *** Dolu has joined #litex | 00:24 | |
| *** freemint has joined #litex | 00:44 | |
| *** _whitelogger has quit IRC | 01:27 | |
| *** _whitelogger has joined #litex | 01:30 | |
| *** _whitelogger has quit IRC | 01:51 | |
| *** _whitelogger has joined #litex | 01:54 | |
| *** rohitksingh has quit IRC | 03:39 | |
| *** CarlFK has joined #litex | 04:15 | |
| *** nrossi has joined #litex | 05:20 | |
| *** CarlFK has quit IRC | 05:50 | |
| *** rohitksingh has joined #litex | 06:24 | |
| *** ambro718 has joined #litex | 09:07 | |
| *** ambro718 has quit IRC | 09:45 | |
| *** rohitksingh has quit IRC | 12:16 | |
| somlo | _florent_, daveshah: tried the point-to-point 128-wide rocket<->litedram link with LiteDRAMAXI2Native buffer_depth as low as 2 (for both write and read), still won't fit on the versa5g (got an assert error when I tried buffer_depth = 1 :) | 13:15 |
|---|---|---|
| somlo | this is just fyi, not actually asking for anything right now :) | 13:15 |
| daveshah | Thanks for testing! | 13:23 |
| _florent_ | somlo: ok, maybe you can also test by changing buffered=True to buffered=False on w_buffer/r_buffer | 13:32 |
| somlo | _florent_: 99%, now placing and routing, after which I'll try to start it up :) | 13:49 |
| somlo | I'll have to use the trellisboard to measure if (and how much) removing buffering affects performance | 13:53 |
| somlo | but my hunch is not much (if at all), since this is a point-to-point connection | 13:54 |
| somlo | and it boots, and works fine, seems to have decent performance as well | 14:06 |
| somlo | now, back to the trellisboard, where I can verify whether reduced buffering has any sort of impact on performance, before we decide if it's worth talking about exposing the true/false option through a LiteDRAMAXI2Native parameter... | 14:08 |
| _florent_ | somlo: ok good. The current w/r_buffer depth were a good compromise (resource usage vs performance) i found while testing LiteDRAM on DDR4 with continuous writes/reads, but that's possible it's not optimal for your use-case, so this could indeed be interesting to expose more parameters. | 14:29 |
| somlo | didn't have patience to wait for nbench memory-specific results, but the integer tests feel marginally better on the original (unmodified) buffer depth | 15:35 |
| somlo | so we'd only do it for area, and that also only for the versa, and only with the current state of nextpnr :) | 15:35 |
| somlo | I'd say it isn't worth it, I'd rather wait for daveshah's next round of p&r improvements :) | 15:36 |
| somlo | particularly since I'm now focusing on the trellisboard, which has sufficient room to spare | 15:36 |
| somlo | in the mean time, litex+rocket fits fine on the versa when using the wishbone-based width converter, so it's not like one can't get a bitstream to boot 64bit linux if they really really want it... | 15:38 |
| *** CarlFK has joined #litex | 16:00 | |
| *** CarlFK has quit IRC | 16:57 | |
| *** Dolu has quit IRC | 18:02 | |
| *** ambro718 has joined #litex | 18:09 | |
| *** CarlFK has joined #litex | 19:25 | |
| *** rohitksingh has joined #litex | 19:47 | |
| *** rohitksingh has quit IRC | 20:27 | |
| *** rohitksingh has joined #litex | 20:34 | |
| *** rohitksingh has quit IRC | 20:52 | |
| *** nrossi has quit IRC | 20:55 | |
| *** Dolu has joined #litex | 22:25 | |
| *** freemint has joined #litex | 23:26 | |
| *** freemint has joined #litex | 23:31 | |
Generated by irclog2html.py 2.13.1 by Marius Gedminas - find it at mg.pov.lt!