| *** tpb has joined #litex | 00:00 | |
| somlo | _florent_: I think I'd like to have a 128bit *and* a 256bit version of the Linux variant, since there are boards that support 128 bit liteDRAM natively (versa5g) and 256 (trellis), in addition to 64 (nexys4ddr). | 01:22 |
|---|---|---|
| somlo | so I'll add those to the pre-built verilog submodule at some point soon, then to the litex rocket core.py file | 01:24 |
| somlo | I think data-width conversion should be available, but as a backup if matching rocket/mem-axi and litedram-port widths is not an option for some other reason | 01:25 |
| *** rohitksingh has joined #litex | 02:01 | |
| *** _whitelogger has quit IRC | 04:15 | |
| *** _whitelogger has joined #litex | 04:18 | |
| *** _whitelogger has quit IRC | 05:42 | |
| *** _whitelogger has joined #litex | 05:45 | |
| *** _whitelogger has quit IRC | 07:36 | |
| *** _whitelogger has joined #litex | 07:39 | |
| *** rohitksingh has quit IRC | 08:27 | |
| *** rohitksingh has joined #litex | 08:33 | |
| *** freemint has quit IRC | 08:43 | |
| *** keesj has joined #litex | 09:41 | |
| *** _whitelogger has quit IRC | 10:24 | |
| *** _whitelogger has joined #litex | 10:27 | |
| *** freemint has joined #litex | 13:28 | |
| *** synaption[m] has quit IRC | 13:36 | |
| *** synaption[m] has joined #litex | 13:37 | |
| *** rohitksingh has quit IRC | 14:09 | |
| *** CarlFK has quit IRC | 15:18 | |
| *** CarlFK has joined #litex | 19:36 | |
| *** freemint has quit IRC | 20:08 | |
| *** CarlFK has quit IRC | 20:19 | |
| *** freemint has joined #litex | 21:12 | |
| *** freemint has quit IRC | 21:42 | |
| *** rohitksingh has joined #litex | 21:50 | |
| *** CarlFK has joined #litex | 22:54 | |
Generated by irclog2html.py 2.13.1 by Marius Gedminas - find it at mg.pov.lt!