Friday, 2019-10-04

*** tpb has joined #litex00:00
*** CarlFK has quit IRC01:02
*** CarlFK has joined #litex01:02
*** CarlFK has quit IRC01:05
*** freemint has quit IRC01:09
*** kgugala has quit IRC01:30
*** kgugala has joined #litex01:31
*** CarlFK has joined #litex03:02
*** CarlFK has quit IRC03:08
*** CarlFK has joined #litex03:23
*** _whitelogger has quit IRC03:48
*** _whitelogger has joined #litex03:51
*** futarisIRCcloud has joined #litex05:20
*** CarlFK has quit IRC06:55
*** _franck_ has joined #litex07:40
*** freemint has joined #litex08:53
*** _franck_ has quit IRC14:21
*** freemint has quit IRC14:34
*** freemint has joined #litex14:34
*** freemint has quit IRC14:36
*** freemint has joined #litex14:37
*** CarlFK has joined #litex16:17
*** CarlFK has quit IRC17:27
*** freemint has quit IRC17:29
*** freemint has joined #litex17:29
somlodaveshah: `make prog` in TrellisBoard/gateware/simple gets me a spinning multicolored LED "snake" in the upper-right corner, I assume that means it works :)18:03
_florent_Custom USB3 <--> PCIe cable :):  https://github.com/enjoy-digital/usb3_pipe/issues/3#issuecomment-538501003 (to be able to test a USB3 Pipe with PCIe dev boards)18:04
tpbTitle: Define 7-Series/ECP5 Test Setup · Issue #3 · enjoy-digital/usb3_pipe · GitHub (at github.com)18:04
daveshahsomlo: very nice! Sounds like the chip is happy!18:09
somlohttps://www.contrib.andrew.cmu.edu/~somlo/BTCP/trellis.mp418:15
somlo\o/18:15
somlolitex+rocket on the TrellisBoard is my goal for next week :)18:16
_florent_somlo: nice!18:17
somlo85k ecp5 should be much less "cramped" than the Versa :)18:18
daveshahThere is a TrellisBoard target here: https://github.com/litex-hub/litex-boards/blob/master/litex_boards/partner/targets/trellisboard.py18:18
tpbTitle: litex-boards/trellisboard.py at master · litex-hub/litex-boards · GitHub (at github.com)18:18
somlodaveshah: thanks, I'll start there!18:19
daveshahIt may only give 512MB by default without changes to soc_sdram18:20
somloI was about to study soc_sdram and how I could bypass the main wishbone bus and connect the sdram datapath directly to the rocket chip's cached axi port, natively at 64bit18:21
somloshould be easy18:21
daveshahYeah, that makes sense18:21
somlobut I decided to procrastinate and test the trellis board instead, it's Friday after all :)18:21
somloso all I'm saying is that tinkering with soc_sdram is a timely thing :)18:22
*** freemint has quit IRC18:50
*** freemint has joined #litex18:50
*** CarlFK has joined #litex18:59
*** freemint has quit IRC19:51
*** freemint has joined #litex19:51
forksandsomlo: congrats looks great. :)21:25
*** freeemint has joined #litex21:52
*** freemint has quit IRC21:53
somloforksand: thanks, I'm really happy and relieved Sierra Circuits (protoexpress.com) managed to get it right23:01
somlobut credit goes to daveshah for answering their pcb engineering questions, I personally felt lost in the sauce, like a meatball :D23:02
forksandsomlo: cool you went with sierra circuits / protoexpress. Had you used them before or had you seen that is who I used? Cuz that is who I used too.23:06
forksandI went to the KiCAD conference website and checked out all the board houses that sponsored it and checked them out. I really like protoexpress ticketing system.23:07
somloforksand: they were recommended to me by my uni's ECE folks, total coincidence w.r.t. you using them as well :)23:07
forksandsomlo: it would be interesting to compare what tickets they created for you versus what tickets they created for me. I have most of them here: https://code.forksand.com/forksand/fs-TrellisBoard/issues?q=&type=all&state=closed&labels=1&milestone=0&assignee=023:07
tpbTitle: Issues - fs-TrellisBoard - Fork Sand Source Code (at code.forksand.com)23:07
somloI could have pointed them at your order number for the q&a section of the process, had I known :)23:08
forksandheh23:08
forksandfunny that of the boards not by dave, they've done both of them. :)23:08

Generated by irclog2html.py 2.13.1 by Marius Gedminas - find it at mg.pov.lt!