| *** tpb <[email protected]> has joined #librecores | 00:00 | |
| *** sezi <[email protected]> has quit IRC (Ping timeout: 120 seconds) | 05:04 | |
| *** sezi <[email protected]> has joined #librecores | 05:06 | |
| *** ZipCPU <ZipCPU!~ZipCPU@freenode/user/ZipCPU> has quit IRC (Ping timeout: 120 seconds) | 15:35 | |
| *** ZipCPU <ZipCPU!~ZipCPU@freenode/user/ZipCPU> has joined #librecores | 15:38 | |
| *** sezi <[email protected]> has quit IRC (Quit: leaving) | 19:53 | |
| *** sezi <[email protected]> has joined #librecores | 20:14 | |
| sezi | ZipCPU: I see, I have not been using IRC in the las 15 years and I got really happy that there could be some interesting discussion here | 20:16 |
|---|---|---|
| ZipCPU | Well, there are still interesting discussions | 20:16 |
| ZipCPU | ... just not on this channel | 20:16 |
| sezi | yes, sure I understand | 20:17 |
| ZipCPU | You might find libera.chat to be a more active server, and channels ##fpga, ##verilog, and ##f4pga to be more interesting | 20:17 |
| sezi | Actually first I just wanted to take a look before joining and an IRC channel seemed to be a good starting point | 20:18 |
| sezi | cool I go there | 20:19 |
| sezi | Are you guys ASIC designers? | 20:19 |
| sezi | I did not follow the open source designs in the last years, and I see there a lot of things going on now. | 20:30 |
| sezi | I need to catch up :D | 20:31 |
| ZipCPU | I am doing both FPGA and ASIC designs recently. | 20:34 |
| sezi | I am bit confused about the communities, there are opencores, librecores, libresilicon etc... | 20:37 |
| sezi | I guess the most relevant and recent stuff is on librecores from digital design point of view, right ? | 20:38 |
Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!