| *** tpb has joined #fossi | 00:00 | |
| *** jjeanthom has joined #fossi | 08:00 | |
| *** jjeanthom has quit IRC | 12:08 | |
| *** jjeanthom has joined #fossi | 14:20 | |
| *** jjeanthom has quit IRC | 15:01 | |
| *** jjeanthom has joined #fossi | 15:12 | |
| *** jjeanthom has quit IRC | 15:38 | |
| *** jjeanthom has joined #fossi | 22:37 | |
| *** jjeanthom has quit IRC | 23:23 | |
| *** Nicx has joined #fossi | 23:29 | |
| Nicx | Hello | 23:29 |
|---|---|---|
| Nicx | I am not sure is this the right place, but I am reading/doing this tutorial, and I have few question but don't know whom to ask https://zipcpu.com/tutorial/ | 23:30 |
| tpb | Title: Verilog, Formal Verification and Verilator Beginner's Tutorial (at zipcpu.com) | 23:30 |
| Nicx | In first pdf it says "Create a test of your serial port connection", but I don't have any board or something | 23:32 |
| *** Nicx has quit IRC | 23:40 | |
Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!