*** tpb has joined #tomu | 00:00 | |
*** emeb has quit IRC | 02:00 | |
*** ewen has joined #tomu | 03:38 | |
*** xkapastel has joined #tomu | 03:41 | |
*** andi- has quit IRC | 03:52 | |
*** andi- has joined #tomu | 04:07 | |
*** ewen has quit IRC | 04:09 | |
*** ewen has joined #tomu | 04:14 | |
*** ewen has quit IRC | 04:29 | |
*** ewen has joined #tomu | 05:29 | |
*** ewen has quit IRC | 06:16 | |
*** xkapastel has quit IRC | 07:20 | |
*** ewen has joined #tomu | 07:27 | |
*** ewen has quit IRC | 08:57 | |
*** gio has quit IRC | 09:54 | |
*** gio has joined #tomu | 09:55 | |
*** ewen has joined #tomu | 10:32 | |
*** xkapastel has joined #tomu | 10:37 | |
*** ewen has quit IRC | 10:47 | |
*** ewen has joined #tomu | 10:52 | |
*** rohitksingh has joined #tomu | 10:57 | |
*** ewen has quit IRC | 11:30 | |
*** ewen has joined #tomu | 11:35 | |
*** ewen has quit IRC | 11:51 | |
*** rohitksingh has quit IRC | 12:45 | |
*** im-tomu has left #tomu | 15:53 | |
*** im-tomu has joined #tomu | 15:53 | |
*** xkapastel has quit IRC | 16:27 | |
*** AnimaInvicta has joined #tomu | 20:07 | |
futarisIRCcloud | https://github.com/mattvenn/first-fpga-pcb | 21:23 |
---|---|---|
tpb | Title: GitHub - mattvenn/first-fpga-pcb (at github.com) | 21:23 |
gurke_ | mithro: wouldn't it actually make more sense to swap verilog/blink-basic <-> verilog/blink-expanded in fomu-workshop? | 21:26 |
gurke_ | mithro: (basic uses the PLL whereas expanded a simple divider) | 21:26 |
gurke_ | mithro: I'm currently working on the migen example and could also fix this btw | 21:27 |
mithro | gurke_: could be | 21:34 |
*** im-tomu has left #tomu | 22:07 | |
*** im-tomu has joined #tomu | 22:07 | |
*** AnimaInvicta has left #tomu | 22:10 | |
*** xkapastel has joined #tomu | 23:07 | |
gurke_ | i'm playing around with migen... | 23:50 |
gurke_ | and a basic counter | 23:50 |
gurke_ | so if i have a 1 bit counter and i increment it with 1 in sync and connect it directly to one of fomu's touch pins, i get ~2 volts | 23:51 |
gurke_ | for divided values (starting at 2), i get 3.2 volts | 23:52 |
gurke_ | is this the reason, why the verilog example buffers the clock? | 23:52 |
gurke_ | i.e. do i need some buffering for the stuff in sync? | 23:52 |
Generated by irclog2html.py 2.13.1 by Marius Gedminas - find it at mg.pov.lt!