| *** tpb <[email protected]> has joined #yosys | 00:00 | |
| *** ZipCPU <[email protected]> has quit IRC (Quit: ZNC 1.7.5+deb4 - https://znc.in) | 02:58 | |
| *** ZipCPU <[email protected]> has joined #yosys | 03:00 | |
| *** AdamHord- is now known as AdamHorden | 04:06 | |
| *** adehop <adehop!~adehop@p200300db47276b00da5f238ec56b2569.dip0.t-ipconnect.de> has joined #yosys | 08:00 | |
| *** kristianpaul <kristianpaul!~paul@user/kristianpaul> has quit IRC (Read error: Connection reset by peer) | 08:02 | |
| *** kristianpaul <kristianpaul!~paul@user/kristianpaul> has joined #yosys | 08:03 | |
| adehop | Hi! I'm tinkering with a GateMate FPGA and wanted to try the OSS CAD Suite for PnR but i can't figure out how to create a bitfile for programming (Olimex board). All i was able to generate was a textconfig file but i don't know how to get a bitstream from that for GateMate. May anyone help me with this? | 08:03 |
|---|---|---|
| adehop | Or is it possible to use the textconfig file as an input for openFPGALoader? Till now i worked with ECP5 and used ecppack to get a binary bitfile which i used with openFPGALoader. | 08:17 |
| *** lofty[m] <lofty[m]!loftyfield@2a01:4f8:c012:5b7:0:1:0:570> has joined #yosys | 12:33 | |
| lofty[m] | adehop: you use the textconfig with openFPGALoader. | 12:33 |
| lofty[m] | ...correction: you use gm_pack from prjpeppercorn, and then use that with openFPGALoader | 12:34 |
| lofty[m] | I am still kind of asleep, sorry | 12:34 |
| *** adehop7 <adehop7!~adehop@p200300db47276b001df101032d72e942.dip0.t-ipconnect.de> has joined #yosys | 13:34 | |
| *** adehop7 <adehop7!~adehop@p200300db47276b001df101032d72e942.dip0.t-ipconnect.de> has quit IRC (Client Quit) | 13:35 | |
| adehop | Thank you. Is gm_pack part of the OSS CAD Suite (couldn't find it in the recent release)? The other tools needed (yosys + nextpnr-himbaechel) were in the current release. | 13:43 |
| adehop | Now as you mention it, i found https://github.com/YosysHQ/prjpeppercorn-test-cases/blob/main/makefile.inc where i see how it's intended to be used. | 14:04 |
| adehop | I just wonder how to get it - do i need to compile it myself? | 14:04 |
| *** flinner <[email protected]> has joined #yosys | 14:28 | |
| lofty[m] | Yes | 14:54 |
| adehop | Thanks for the hint :-) | 15:34 |
| *** famubu[m] <famubu[m]!famubumatr@2a01:4f8:c012:5b7:0:1:0:3ba> has joined #yosys | 15:47 | |
| famubu[m] | I have a small verilog file that I synthesized with yosys.... (full message at <https://catircservices.org/_irc/v1/media/download/AW7GABFtYZjaX3Ja-9bJfaeP0Kd5A6m7NYRp5t-kCRWlf55prov_ZerPwrvDP6IIEzs8cufiDBPDGzCStQ-1yaC_8AAAAAAAAGNhdGlyY3NlcnZpY2VzLm9yZy9ScGl1S3pOQXlkdm5vRXpxdVFLSEV0TUs>) | 15:47 |
| *** Semisol[m] <Semisol[m]!semisolsem@2a01:4f8:c012:5b7:0:1:0:56d> has joined #yosys | 17:21 | |
| Semisol[m] | <famubu[m]> "I have a small verilog file that..." <- > <@famubu:matrix.org> I have a small verilog file that I synthesized with yosys.... (full message at <https://catircservices.org/_irc/v1/media/download/ARPCsXp-UnRssyWHYt7UFXDSppKPMCuQSeEFD2rfXrPRrDWGrNxnnkD7_a8hBpOADDNHIJ3vJzgw5J9cP90IbwW_8AAAAAAAAGNhdGlyY3NlcnZpY2VzLm9yZy9LWEF6U0pTZElBamlrc0NMU2xabFFXWlI>) | 17:21 |
| *** mwk <mwk!~mwk@yosys/mwk> has quit IRC (Ping timeout: 268 seconds) | 17:43 | |
| *** mwk <mwk!~mwk@yosys/mwk> has joined #yosys | 17:44 | |
| *** adehop <adehop!~adehop@p200300db47276b00da5f238ec56b2569.dip0.t-ipconnect.de> has left #yosys | 18:37 | |
| *** adehop <adehop!~adehop@p200300db47276b00da5f238ec56b2569.dip0.t-ipconnect.de> has joined #yosys | 19:52 | |
| adehop | lofty[m] Thanks again for the hint towards prjpeppercorn, was able to build gmpack myself and program the board. Do you know why gmpack/gmunpack is missing in the OSS-CAD-Suite Release? | 19:54 |
| lofty[m] | the tooling isn't mature enough to include it at the moment | 20:01 |
| adehop | Ok, so no issue but intended. I recognized routing also takes quite long compared to the CologneChip tools. Meeting CC at Embedded World they said that they actively help the OSS community. Would be great for the project. | 20:30 |
| adehop | Do you know what the concerns are about? Could the configuration damage the FPGA? | 20:36 |
| *** adehop <adehop!~adehop@p200300db47276b00da5f238ec56b2569.dip0.t-ipconnect.de> has quit IRC (Quit: Client closed) | 21:53 | |
| *** nonchip <[email protected]> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.) | 22:08 | |
| *** nonchip <[email protected]> has joined #yosys | 22:08 | |
Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!