Friday, 2023-12-01

*** tpb <[email protected]> has joined #yosys00:00
*** srk <srk!~sorki@user/srk> has quit IRC (Ping timeout: 255 seconds)00:01
*** srk- is now known as srk00:01
*** srk- <srk-!~sorki@user/srk> has joined #yosys00:16
*** srk <srk!~sorki@user/srk> has quit IRC (Ping timeout: 260 seconds)00:20
*** srk- is now known as srk00:20
*** srk- <srk-!~sorki@user/srk> has joined #yosys00:32
*** srk <srk!~sorki@user/srk> has quit IRC (Ping timeout: 252 seconds)00:35
*** srk- is now known as srk00:35
*** jn <jn!~quassel@user/jn/x-3390946> has quit IRC (Ping timeout: 252 seconds)01:13
*** jn <jn!~quassel@2a0a:a549:fbf2:0:20d:b9ff:fe49:15fc> has joined #yosys01:13
*** lexano <[email protected]> has quit IRC (Ping timeout: 256 seconds)02:02
*** lexano <[email protected]> has joined #yosys02:16
*** nelgau_ <[email protected]> has quit IRC (Ping timeout: 252 seconds)05:38
*** FabM <FabM!~FabM@2a03:d604:103:600:2e60:8c7c:e8fb:7990> has joined #yosys06:50
*** st3llar <[email protected]> has joined #yosys09:02
st3llaron ice40's EBR is it not possible to read and write on the same clock edge?09:43
st3llardoing so creates a bunch of extra luts and dffs09:43
loftyst3llar: what's the read vs write priority of your code?09:46
loftyOr in other words: if you read and write to the same address, does the read get the old data, the new data or is it undefined?09:48
st3llaroh, thought about that and so i tried different addresses, same result09:50
st3llaralways @(posedge clk) begin mem[waddr] <= wdata; rdata <= mem[raddr]; end09:50
loftyst3llar: that's the source of the extra logic then; iCE40 doesn't natively support that so Yosys adds logic to catch and pass through values 09:52
tntIf your design doesn't care about what happens if read and write at the same address occur (because either it doesn't matter or by design this will never occur), you can use the (* no_rw_check *) attribute on the memory.10:01
st3llarthanks! is this what's meant by *pseudo* dual port?10:01
tntNo.10:02
st3llaroh thanks for the tip10:02
tntPseudo dual port is because one port is read and the other is write.10:02
tnt(as opposed to some BRAM that can have two fully read/write ports).10:02
st3llarbecause i couldn't find any mention of the limit to read/write on the same clock edge in the datasheets, unless this is always the case?10:03
*** unkraut <[email protected]> has quit IRC (Remote host closed the connection)12:39
*** unkraut <[email protected]> has joined #yosys12:50
*** nelgau <[email protected]> has joined #yosys14:18
*** _whitelogger <[email protected]> has quit IRC (Remote host closed the connection)14:22
*** _whitelogger <[email protected]> has joined #yosys14:22
*** nelgau <[email protected]> has quit IRC (Read error: Connection reset by peer)15:11
*** nelgau <[email protected]> has joined #yosys15:12
*** _whitelogger <[email protected]> has quit IRC (Remote host closed the connection)15:12
*** _whitelogger <[email protected]> has joined #yosys15:13
*** nelgau <[email protected]> has quit IRC (Read error: Connection reset by peer)15:34
*** nelgau <[email protected]> has joined #yosys15:36
*** FabM <FabM!~FabM@armadeus/team/FabM> has quit IRC (Ping timeout: 256 seconds)17:38
*** bjorkintosh <bjorkintosh!~bjork@user/bjorkintosh> has quit IRC (Remote host closed the connection)22:56
*** bjorkintosh <bjorkintosh!~bjork@2600:1700:5400:c80:cea:9865:6c37:a985> has joined #yosys22:56
*** nonchip <[email protected]> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.)23:21
*** nonchip <[email protected]> has joined #yosys23:21

Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!