Sunday, 2023-10-08

*** tpb <[email protected]> has joined #yosys00:00
*** shoragan <shoragan!~shoragan@user/shoragan> has quit IRC (Quit: quit)00:03
*** shoragan <shoragan!~shoragan@user/shoragan> has joined #yosys00:05
*** lexano <[email protected]> has quit IRC (Ping timeout: 240 seconds)00:07
*** shoragan <shoragan!~shoragan@user/shoragan> has quit IRC (Read error: Connection reset by peer)00:26
*** shoragan <shoragan!~shoragan@user/shoragan> has joined #yosys00:29
*** somlo <[email protected]> has quit IRC (Remote host closed the connection)00:58
*** somlo <[email protected]> has joined #yosys01:01
Myrl-sakiHow do I make $lsl/$lsr not take 50% of my design? lol07:17
tntMyrl-saki: you need hardware multiplier for that :)07:18
tntHow wide is the datapath ?07:18
Myrl-saki32-bit, and yes! I'm actually considering figuring out how to get DSP block to work for Gowin lol07:19
Myrl-sakiI think it's because Yosys is hyperoptimizing for latency, but I don't think it's even needed.07:21
tntShoudl be ... ~224 LUT4s if my math is correct.07:22
Myrl-sakiI used to be able to use LUT4 for the shifters only, and use any LUTs everywhere elses.07:22
Myrl-sakiBut now, even if I techmap to abc it, it gets relutted(?) later.07:22
Myrl-sakiI guess I could just not use synth_gowin?07:22
*** Myrl-saki <Myrl-saki!~root@user/Miyu-saki> has left #yosys (WeeChat 4.0.2)07:24
*** Miyu-saki <Miyu-saki!~root@user/Miyu-saki> has joined #yosys07:24
*** Miyu-saki is now known as Myrl-saki07:25
Myrl-sakiAh whoops07:25
Myrl-sakiSo I did spam, sorry.07:25
Myrl-sakiMeant to send this instead.07:25
Myrl-saki     MUX2_LUT5                     47707:25
Myrl-saki     MUX2_LUT6                     22107:25
Myrl-saki     MUX2_LUT7                      6907:25
*** Myrl-saki <Myrl-saki!~root@user/Miyu-saki> has left #yosys07:25
*** Myrl-saki <Myrl-saki!~root@user/Miyu-saki> has joined #yosys07:25
Myrl-sakiHuh weird.07:25
lofty[08:21:42]  Myrl-saki: I think it's because Yosys is hyperoptimizing for latency, but I don't think it's even needed. <--- actually no, it's really not07:25
Myrl-sakiI think Weechat's broken lol07:25
loftyYosys turns multiplies into shift-and-add, which is generally the fastest way to map them on modern FPGAs without DSPs07:27
Myrl-sakihttps://github.com/adrianparvino/furv/blob/main/shifter.v07:30
Myrl-sakiThis is taking 50% of my design07:30
Myrl-saki25% each shifter, I'm guessing.07:30
Myrl-sakiHmm07:30
tntUsually you would only use one shifter. And then reverse the bits at the input/output of it. Less costly than 2 full shifters.07:31
Myrl-sakiOh yeah, that's true.07:31
loftyYeah, one transforms left shifts into right shifts and back again07:32
Myrl-sakiThanks, how about the asr/lsr toggling?07:34
loftyIf your shifter takes in the bits to fill, then for ASR it's the sign bit, and for LSR it's zero07:35
Myrl-sakiI'm just using `>>` and >>>`. I'm guessing `opt` will just be able to figure out to merge them?07:36
loftyeeeh08:06
loftyI don't know, actually.08:06
Myrl-sakiThanks. :) FIgured something out I think.08:12
*** philtor <[email protected]> has quit IRC (Ping timeout: 240 seconds)13:17
*** ec <ec!~ec@gateway/tor-sasl/ec> has quit IRC (Remote host closed the connection)13:27
*** ec <ec!~ec@gateway/tor-sasl/ec> has joined #yosys13:28
*** philtor <[email protected]> has joined #yosys13:34
*** lexano <[email protected]> has joined #yosys14:10
*** ZipCPU_ <ZipCPU_!~ZipCPU@2601:5cd:c200:63c0:1ac0:4dff:fe02:d4f0> has joined #yosys14:22
*** tux3_ <tux3_!~tux3@user/tux3> has joined #yosys14:23
*** tux3 <tux3!~tux3@user/tux3> has quit IRC (Quit: ZNC 1.8.2 - https://znc.in)14:23
*** ZipCPU <[email protected]> has quit IRC (Remote host closed the connection)14:23
*** ZipCPU_ is now known as ZipCPU14:23
*** smkz <smkz!~x@user/smkz> has quit IRC (Quit: smkz)15:59
*** smkz <smkz!~x@user/smkz> has joined #yosys16:03
*** bjorkintosh <bjorkintosh!~bjork@user/bjorkintosh> has quit IRC (Ping timeout: 248 seconds)16:33
*** bjorkintosh <bjorkintosh!~bjork@2600:1700:5400:c80:466:c3b1:9265:3519> has joined #yosys16:35
*** derekn <[email protected]> has quit IRC (Ping timeout: 272 seconds)21:38
*** derekn <[email protected]> has joined #yosys21:39
*** bjorkintosh <bjorkintosh!~bjork@user/bjorkintosh> has quit IRC (Quit: Leaving)22:09
*** bjorkintosh <bjorkintosh!~bjork@2600:1700:5400:c80:466:c3b1:9265:3519> has joined #yosys22:13
*** nonchip <[email protected]> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.)22:18
*** nonchip <[email protected]> has joined #yosys22:18

Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!