| *** tpb <[email protected]> has joined #yosys | 00:00 | |
| *** tokamak <[email protected]> has quit IRC (Quit: ZNC 1.8.2+deb2build5 - https://znc.in) | 01:32 | |
| *** tokamak <tokamak!~Tokamak@2603:c020:4004:f00::5> has joined #yosys | 01:32 | |
| *** bl0x <[email protected]> has joined #yosys | 02:43 | |
| *** bl0x_ <bl0x_!~bl0x@p200300d7a7114000be7a967b5c5fad76.dip0.t-ipconnect.de> has quit IRC (Ping timeout: 256 seconds) | 02:44 | |
| *** ec <ec!~ec@gateway/tor-sasl/ec> has quit IRC (Remote host closed the connection) | 05:31 | |
| *** ec <ec!~ec@gateway/tor-sasl/ec> has joined #yosys | 05:32 | |
| *** ec <ec!~ec@gateway/tor-sasl/ec> has quit IRC (Ping timeout: 255 seconds) | 10:25 | |
| *** ec <ec!~ec@gateway/tor-sasl/ec> has joined #yosys | 10:25 | |
| *** tux3 <tux3!~tux3@user/tux3> has quit IRC (Ping timeout: 252 seconds) | 11:52 | |
| Sarayan | Hi, yosys oss does not have vhdl? | 14:12 |
|---|---|---|
| tnt | Not natively. | 14:27 |
| tnt | There is a GHDL plugin that allows VHDL input. | 14:28 |
| *** freemint <freemint!~freemint@2001:638:904:ffe8:339b:2f0c:7daf:5607> has quit IRC (Ping timeout: 248 seconds) | 14:36 | |
| *** freemint <freemint!~freemint@2001:638:904:ffe8:339b:2f0c:7daf:5607> has joined #yosys | 15:04 | |
| ikskuh | tnt: does that mean i could make projects that mix VHDL and Verilog? | 16:15 |
| *** ec <ec!~ec@gateway/tor-sasl/ec> has quit IRC (Remote host closed the connection) | 16:32 | |
| *** ec <ec!~ec@gateway/tor-sasl/ec> has joined #yosys | 16:32 | |
| *** freemint <freemint!~freemint@2001:638:904:ffe8:339b:2f0c:7daf:5607> has quit IRC (Ping timeout: 256 seconds) | 17:13 | |
| *** freemint <freemint!~freemint@2001:638:904:ffe8:339b:2f0c:7daf:5607> has joined #yosys | 17:16 | |
| *** freemint <freemint!~freemint@2001:638:904:ffe8:339b:2f0c:7daf:5607> has quit IRC (Ping timeout: 256 seconds) | 17:20 | |
| xiretza[m] | yes | 18:10 |
| *** citypw <citypw!~citypw@gateway/tor-sasl/citypw> has joined #yosys | 18:34 | |
| *** _whitelogger <[email protected]> has quit IRC (Ping timeout: 260 seconds) | 18:38 | |
| *** _whitelogger <[email protected]> has joined #yosys | 18:43 | |
| *** citypw <citypw!~citypw@gateway/tor-sasl/citypw> has quit IRC (Ping timeout: 255 seconds) | 18:52 | |
| *** bjorkintosh <bjorkintosh!~bjork@2600:1700:5400:c80:ab16:5cd2:c809:b521> has joined #yosys | 18:53 | |
| *** bjorkint0sh <bjorkint0sh!~bjork@2600:1700:5400:c80:5a65:9514:9413:5151> has quit IRC (Ping timeout: 260 seconds) | 18:54 | |
| ikskuh | that is pretty cool | 19:17 |
| *** freemint <freemint!~freemint@2001:638:904:ffe8:339b:2f0c:7daf:5607> has joined #yosys | 20:40 | |
| whitequark | you could even mix VHDL, Verilog and Amaranth, with any of them anywhere in the hierarchy | 20:57 |
| whitequark | (any HDL that supports the Yosys RPC protocol, really) | 20:57 |
| *** freemint <freemint!~freemint@2001:638:904:ffe8:339b:2f0c:7daf:5607> has quit IRC (Ping timeout: 246 seconds) | 20:59 | |
| ikskuh | uuh, sounds nice | 21:14 |
| ikskuh | is there a HDL somewhere between Verilog and VHDL? | 21:14 |
| ikskuh | i honestly like the syntax of verilog, but it's way too lax | 21:14 |
| corecode | regarding types? | 21:16 |
| corecode | i wanted to get into formal verification, but i don't know how to start | 21:16 |
| ikskuh | yeah, at least some type checking would be nice | 21:17 |
| ikskuh | and a modern module management | 21:17 |
| corecode | systemverilog? | 21:17 |
| bjorkintosh | corecode, from the beginning. | 21:17 |
| corecode | not supported in the free version tho | 21:17 |
| bjorkintosh | that's usually a good place. | 21:17 |
| corecode | bjorkintosh: yet here we are | 21:17 |
| bjorkintosh | Logic. | 21:18 |
| ikskuh | i am confuse now | 21:18 |
| corecode | bjorkintosh: my brain is just not trained to think in explicit (temporal) invariants | 21:18 |
| corecode | ikskuh: about? | 21:19 |
| ikskuh | the last 6 lines of text before that message | 21:19 |
| bjorkintosh | corecode, maybe chatgpt will do all the hard verification work and we'll just sit back and watch. | 21:23 |
| ikskuh | lol | 21:23 |
| bjorkintosh | corecode, seriously. try it and see. | 21:29 |
| corecode | bjorkintosh: you mean try chatgpt? | 21:56 |
| *** ec <ec!~ec@gateway/tor-sasl/ec> has quit IRC (Ping timeout: 255 seconds) | 22:24 | |
| *** ec <ec!~ec@gateway/tor-sasl/ec> has joined #yosys | 22:26 | |
| bjorkintosh | sure. | 22:41 |
| *** freemint <freemint!~freemint@2001:638:904:ffe8:339b:2f0c:7daf:5607> has joined #yosys | 22:53 | |
| corecode | i don't even know how to start | 22:54 |
| *** nonchip <[email protected]> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.) | 23:07 | |
| *** nonchip <[email protected]> has joined #yosys | 23:07 | |
| bjorkintosh | where have I heard that before? | 23:16 |
| bjorkintosh | <corecode> i wanted to get into formal verification, but i don't know how to start | 23:16 |
| corecode | yes, it's the same issue | 23:24 |
| *** freemint <freemint!~freemint@2001:638:904:ffe8:339b:2f0c:7daf:5607> has quit IRC (Ping timeout: 246 seconds) | 23:54 | |
Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!