*** tpb <[email protected]> has joined #yosys | 00:00 | |
*** peepsalot <peepsalot!~peepsalot@openscad/peepsalot> has joined #yosys | 01:33 | |
*** FabM <FabM!~FabM@2a03:d604:103:600:a77e:262e:6878:1bf5> has joined #yosys | 05:44 | |
*** FabM <FabM!~FabM@armadeus/team/FabM> has quit IRC (Quit: Leaving) | 16:23 | |
*** kraiskil <[email protected]> has joined #yosys | 17:17 | |
*** nonchip <[email protected]> has joined #yosys | 17:33 | |
*** emeb <[email protected]> has joined #yosys | 17:45 | |
*** qball1 <qball1!~qball@user/qball> has quit IRC (Quit: WeeChat 3.0) | 18:32 | |
*** kraiskil <[email protected]> has quit IRC (Ping timeout: 245 seconds) | 18:41 | |
*** kraiskil <kraiskil!~kraiskil@10.121.104.92.dynamic.wline.res.cust.swisscom.ch> has joined #yosys | 18:58 | |
*** kraiskil <kraiskil!~kraiskil@10.121.104.92.dynamic.wline.res.cust.swisscom.ch> has quit IRC (Ping timeout: 252 seconds) | 20:50 | |
*** nonchip <[email protected]> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.) | 22:04 | |
*** nonchip <[email protected]> has joined #yosys | 22:05 | |
*** Guest97 <[email protected]> has joined #yosys | 22:55 | |
Guest97 | Trying to use visual studio to write HDL/verilog | 22:55 |
---|---|---|
Guest97 | followed all steps on the website to install yosys on windows | 22:55 |
Guest97 | but how do i make a project and simulate the verilog code | 22:56 |
*** ats <[email protected]> has quit IRC (Ping timeout: 255 seconds) | 23:13 | |
*** ats <[email protected]> has joined #yosys | 23:20 | |
*** emeb <[email protected]> has quit IRC (Ping timeout: 245 seconds) | 23:25 | |
*** emeb <[email protected]> has joined #yosys | 23:28 |
Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!