Sunday, 2022-07-31

*** tpb <[email protected]> has joined #yosys00:00
*** cr1901 <cr1901!~cr1901@2601:8d:8600:911:78f5:5129:81f2:8794> has quit IRC (Quit: Leaving)01:09
*** cr1901 <cr1901!~cr1901@2601:8d:8600:911:d1c3:faea:59fb:85d7> has joined #yosys01:15
*** SeekerOfKnowlege <SeekerOfKnowlege!~SeekerOfK@2607:fb91:2ca2:47e2:9ab:4470:1d04:7fd5> has joined #yosys04:52
SeekerOfKnowlegeHello I was wondering if yosys has support for all xilinx spartan 7 fpgas. Also where would the supported architectures be in the yosys documentation?04:54
*** SeekerOfKnowlege <SeekerOfKnowlege!~SeekerOfK@2607:fb91:2ca2:47e2:9ab:4470:1d04:7fd5> has quit IRC (Quit: Client closed)05:04
loftyWell, the seeker of knowledge will now never know05:23
*** kraiskil <kraiskil!~kraiskil@10.121.104.92.dynamic.wline.res.cust.swisscom.ch> has joined #yosys08:29
pepijndevos[m]Catherine: does this look like a yowasp, wasmtime, nextpnr, or apicula bug to you? https://github.com/YosysHQ/apicula/runs/7595136093?check_suite_focus=true#step:6:4967710:23
whitequarkwill look in a few hours, ping me if i forget10:25
pepijndevos[m]<SeekerOfKnowlege> "Hello I was wondering if yosys..." <- relatedly... project x-ray isn't in the wiki yet https://github.com/YosysHQ/yosys/wiki/FPGA-family-feature-matrix/10:31
*** kraiskil <kraiskil!~kraiskil@10.121.104.92.dynamic.wline.res.cust.swisscom.ch> has quit IRC (Ping timeout: 252 seconds)15:56
*** GenTooMan <GenTooMan!~cyberman@2601:547:437f:e5c6:21f:5bff:fefe:a883> has quit IRC (Ping timeout: 260 seconds)16:08
*** koorogi <koorogi!koorogi@user/koorogi> has quit IRC (Remote host closed the connection)16:12
*** koorogi <koorogi!koorogi@user/koorogi> has joined #yosys16:12
*** GenTooMan <GenTooMan!~cyberman@2601:547:437f:e5c6:21f:5bff:fefe:a883> has joined #yosys16:21
ikskuhheya! o/16:58
ikskuhis there a example of how to use ecp5 IO primitives with yosys directly? instead of inferring them? such as open collector/push-pull/...16:59
rowang077[m]ikskuh: I'm not sure if they are inferred. I don't think so. 19:41
rowang077[m]You can manually instantiate them using the primitive outlined in file:///home/rowan.goemans/Downloads/FPGALibrariesReferenceGuide33.pdf19:42
rowang077[m]Ah wrong link... 19:45
rowang077[m]https://www.latticesemi.com/-/media/LatticeSemi/Documents/UserManuals/EI/FPGALibrariesReferenceGuide35.ashx?document_id=5108419:45
ikskuhah thanks <319:46
ikskuhi'll check it out19:46
rowang077[m]Example usage: https://github.com/lawrie/ulx3s_ql/blob/5a982274a1402dc8273799c5d8d76b6759086719/src/sdram.v#L10019:46
ikskuhso what i wanna do is use the OBZ primitive19:48
ikskuhbut how do i connect it to an output?19:48
rowang077[m]The OBZ primitive is not available for the ECP5 FPGA21:16
rowang077[m]ikskuh: See the Architectures supported. ECP5 has something similar though the BB primitive21:16
rowang077[m]Or BBPD/BBPU depending on your exact use case21:17
rowang077[m]Scratch that you are right this is available for the ECP521:18
rowang077[m]I was confused because I assumed bidrectionality. 21:18
rowang077[m]Anyway what you want to do is instantiate the OBZ primitive connect O to the wire that maps to your FPGA output. Connect I to the driver and connect ~OutputEnable21:19
rowang077[m]to T 21:19
rowang077[m]So the truth table in the document21:20
*** nonchip <[email protected]> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.)22:04
*** nonchip <[email protected]> has joined #yosys22:04
*** Lord_Nightmare <Lord_Nightmare!~Lord_Nigh@user/lord-nightmare/x-3657113> has quit IRC (Quit: ZNC - http://znc.in)23:31
*** Lord_Nightmare <Lord_Nightmare!~Lord_Nigh@user/lord-nightmare/x-3657113> has joined #yosys23:34
*** AdamHorden <[email protected]> has quit IRC (Quit: Adam Horden)23:49

Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!