Wednesday, 2022-07-13

*** tpb <[email protected]> has joined #yosys00:00
*** somlo_ is now known as somlo01:01
*** GenTooMan <GenTooMan!~cyberman@2601:547:437f:e5c6:21f:5bff:fefe:a883> has quit IRC (Ping timeout: 272 seconds)02:28
*** GenTooMan <GenTooMan!~cyberman@2601:547:437f:e5c6:21f:5bff:fefe:a883> has joined #yosys02:33
*** tlwoerner__ <[email protected]> has joined #yosys06:31
*** tlwoerner_ <[email protected]> has quit IRC (Ping timeout: 244 seconds)06:33
*** unkraut <[email protected]> has quit IRC (Remote host closed the connection)09:07
*** anticw <[email protected]> has quit IRC (Ping timeout: 240 seconds)09:07
*** vancz_ <vancz_!~vancz@user/vancz> has quit IRC ()09:31
*** vancz <vancz!~vancz@user/vancz> has joined #yosys09:31
*** anticw <[email protected]> has joined #yosys09:59
*** GenTooMan <GenTooMan!~cyberman@2601:547:437f:e5c6:21f:5bff:fefe:a883> has quit IRC (Ping timeout: 244 seconds)10:13
*** GenTooMan <GenTooMan!~cyberman@2601:547:437f:e5c6:21f:5bff:fefe:a883> has joined #yosys10:26
*** [Matt]_ <[Matt][email protected]> has joined #yosys15:58
*** [Matt]_ is now known as [Matt]15:58
[Matt]Howdy all! I don't suppose anyone has tried dynamic reconfig. of iCE40 SB_PLL40_CORE on a HX part? (I noticed DR mentioned on the icestorm wiki, but seems to have no effect on HX4K, am likely holding it wrong..)16:00
*** acharles <acharles!~acharlesm@2001:470:69fc:105::188d> has joined #yosys16:00
tntI only tried it on UP5k ... but I don't see why it wouldn't work on HX.17:21
tntDid you set TEST_MODE on the PLL ?17:22
*** unkraut <[email protected]> has joined #yosys20:17
*** nonchip <[email protected]> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.)22:03
*** nonchip <[email protected]> has joined #yosys22:03
[Matt]tnt: I did not, is that required? (-> will try it, thx)22:34
[Matt]I feared TEST_MODE would lead to explosions or weird undef stuff22:34
[Matt]tnt: Aha! Many thanks, that helps (though the output is /4 from the programmed value, something's shifted :/ )  The wiki has a discrepancy, "25 bits, or 26 bits for the UP5k" followed by a 26/27b list, am I reading that right?23:22
[Matt]tnt: Got it working; seems 0=genclk for plloutXSel (not 2). (Using 2 as per wiki I noticed [21] affected output rate which IIUC it shouldn't, indicates SHIFTREG was being used.)  Do you have perms to update the wiki to mention this (and TEST_MODE, and s/25/26/)?  Thanks 1E6 for the mode hint!23:55

Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!