Monday, 2019-08-05

*** tpb has joined #yosys00:00
*** _whitelogger has quit IRC00:45
*** _whitelogger has joined #yosys00:47
*** PyroPeter has quit IRC02:14
*** PyroPeter has joined #yosys02:28
*** lutsabound has quit IRC03:09
*** PyroPeter has quit IRC03:12
*** citypw has joined #yosys03:18
*** PyroPeter has joined #yosys03:25
*** emeb_mac has joined #yosys03:43
*** _whitelogger has quit IRC04:09
*** _whitelogger has joined #yosys04:11
*** dys has joined #yosys04:34
*** fevv8[m] has joined #yosys05:00
*** Jybz has joined #yosys05:13
*** s_frit has quit IRC06:01
*** s_frit has joined #yosys06:01
*** jakobwenzel has joined #yosys06:05
*** citypw has quit IRC06:11
*** citypw has joined #yosys06:27
*** dys has quit IRC07:06
*** emeb_mac has quit IRC07:21
*** dys has joined #yosys07:27
*** adjtm_ has quit IRC07:44
*** adjtm has joined #yosys07:53
*** rohitksingh has joined #yosys08:40
*** citypw has quit IRC09:57
*** citypw has joined #yosys10:03
*** adjtm has quit IRC10:16
*** citypw has quit IRC10:51
*** rohitksingh has quit IRC11:19
*** rohitksingh has joined #yosys11:20
*** adjtm has joined #yosys11:27
*** rohitksingh has quit IRC11:27
*** rohitksingh has joined #yosys11:28
*** _whitelogger has quit IRC11:45
*** _whitelogger has joined #yosys11:47
*** rrika has quit IRC12:33
*** rrika has joined #yosys12:36
*** flaviusb has quit IRC13:32
*** citypw has joined #yosys13:36
*** flaviusb has joined #yosys13:38
*** maikmerten has joined #yosys14:16
*** emeb has joined #yosys14:56
*** s_frit has quit IRC15:18
*** s_frit has joined #yosys15:19
*** citypw has quit IRC15:36
*** mirage335 has quit IRC16:09
*** mirage335 has joined #yosys16:14
pepijndevosIs $readmemh synthesizable to some block ram primitive?17:02
daveshahYes, it becomes a $meminit in Yosys, which then becomes an initialised bram17:05
pepijndevosI'm used to making a bram in quartus, so I'm a bit unsure what kind of code I have to write to make a bram in yosys. I hope if I just make a huge array it'll just magically work :)17:07
ZipCPUPretty much, but there are some "rules" you need to follow to be successful17:08
ZipCPUBasically, you can't ask for an array that the hardware cannot support17:08
pepijndevosI guess I'll just mess around until I get a $meminit, or are the some examles/libraries somewhere?17:09
ZipCPUCheck out page 15 of
pepijndevos"ZipCPU: there is a tutorial for that" ;)17:13
*** nurelin has quit IRC17:58
*** nurelin has joined #yosys17:58
*** dys has quit IRC18:09
*** flaviusb has quit IRC18:13
*** flaviusb has joined #yosys18:14
bwidawskthis isn't actually me, right?
tpbTitle: Travis CI - Test and Deploy Your Code with Confidence (at
daveshahNo, looks like travis having a sad moment18:29
daveshahI'm not sure if it's actually possible to force a rebuild (I'm logged in as a repo admin) without force-pushing :/18:29
bwidawskyeah - I don't see anything18:30
bwidawskI can force push... I had a grammar error in my commit msg anyhow18:31
*** rohitksingh has quit IRC18:39
*** adjtm has quit IRC18:47
*** dys has joined #yosys18:58
bwidawskis the ANSI C style module declarations frowned upon for new files, or generally?19:11
ZipCPUbwidawsk: Depends upon who you ask19:13
ZipCPUSome folks swear by it19:13
bwidawskIt's my preference, but I'm a long time C coder and new to verilog, so I might be the minority19:14
ZipCPUNah, I don't think the lines are so clearly delimited19:14
ZipCPUI don't use the ANSI style, but it seems like I'm forever evaluating code that does19:15
ZipCPUSometimes I even slip into using it19:15
ZipCPUI'm not sure I could give you a reason not to use the one or the other.  Pick the one you like.19:15
*** Jybz has quit IRC20:08
bwidawskZipCPU› thanks20:14
*** dys has quit IRC20:32
*** dys has joined #yosys20:36
*** maikmerten has quit IRC20:45
*** emeb_mac has joined #yosys20:58
*** emeb_mac has quit IRC21:15
*** adjtm has joined #yosys21:30
*** X-Scale has quit IRC22:37
*** cr1901_modern has quit IRC23:39

Generated by 2.13.1 by Marius Gedminas - find it at!