Thursday, 2019-07-11

*** tpb has joined #yosys00:00
*** gsi__ has joined #yosys00:23
*** gsi_ has quit IRC00:26
*** FL4SHK has quit IRC00:51
*** vonnieda has joined #yosys00:54
*** FL4SHK has joined #yosys01:42
*** develonepi3 has quit IRC01:45
*** PyroPeter has quit IRC02:40
*** PyroPeter has joined #yosys02:53
*** chipb has joined #yosys03:35
*** _whitelogger has quit IRC03:39
*** _whitelogger has joined #yosys03:41
*** X-Scale has quit IRC04:46
*** Jybz has joined #yosys05:10
*** gsi__ is now known as gsi_05:32
*** Jybz has quit IRC05:34
*** dys has quit IRC05:58
*** jakobwenzel has joined #yosys07:17
*** lutsabound has joined #yosys07:17
*** dys has joined #yosys07:34
*** s_frit has quit IRC07:56
*** s_frit has joined #yosys07:57
*** cr1901_modern has quit IRC08:14
*** lutsabound has quit IRC09:30
*** lutsabound has joined #yosys09:58
*** adamgreig has quit IRC11:29
*** adamgreig has joined #yosys11:30
*** cr1901_modern has joined #yosys11:33
*** lutsabound has quit IRC12:08
*** alexhw has quit IRC12:23
*** proteusguy has joined #yosys12:34
*** vonnieda has quit IRC13:38
*** vonnieda has joined #yosys13:51
*** rohitksingh has joined #yosys14:12
*** proteusguy has quit IRC14:30
*** emeb has joined #yosys14:35
*** rohitksingh has quit IRC14:39
*** maikmerten has joined #yosys14:46
*** rohitksingh has joined #yosys15:00
*** rohitksingh has quit IRC15:50
*** s_frit has quit IRC16:00
*** s_frit has joined #yosys16:00
*** citypw has quit IRC16:15
*** gprabhu has joined #yosys16:31
*** dys has quit IRC16:33
*** adamgreig has quit IRC16:46
*** adamgreig has joined #yosys16:47
*** gprabhu has quit IRC16:51
*** fsasm has joined #yosys17:01
*** FL4SHK has quit IRC17:05
*** FL4SHK has joined #yosys17:06
benreynwarI'm using 'flatten' and 'opt_clean -purge' with symbiyosys to reduce the size of my design and make it more tractable.  It's working well, but is causing me some difficulties when viewing the waveform.  If I have a signal that exists in several different modules, it will only be present in one of them in the waveform.  Presumably during the "opt_clean -purge" it was removed from all the others.  Is it possible to do remove17:41
benreynwarall the irrelevant logic, but still keep multiple aliases for the same signal to make viewing the waveform simpler?17:41
benreynwarIf I do 'opt_clean' without the -purge option that seems to work, although it does noticeably slow down the solving.18:03
daveshahI think that this is what opt_clean should do18:12
daveshahIt should move the alias nets out of any functional path, just keep them as aliases18:12
daveshahPerhaps we could look into an optimisation not to pass these to the solver but readd them to the vcd18:13
daveshahI don't know the solver side of Yosys to know how useful or feasible that would be18:13
benreynwardaveshah: Ok thanks.  It's still going at a pretty good speed.  It's possible the difference is in my head.18:28
*** show has quit IRC18:42
*** show has joined #yosys18:50
*** dys has joined #yosys19:07
*** show has quit IRC19:19
*** s_frit has quit IRC19:30
*** s_frit has joined #yosys19:31
*** show has joined #yosys20:01
benreynwarWhen I'm stubbing out a submodule I'm currently just leaving the inputs and outputs to that module hanging.  Symbiyosys then treats the undriven outputs from the submodule as degrees of freedom like the top level inputs, which is the behavior that I want.  However I'm wondering whether the use of 'opt_clean' might interfere with this.   I'm currently getting behavior where it feels like 'opt_clean' is removing logic from the20:54
benreynwardesign that should effect the assumptions and assertions that I'm making.  It's also not possible to tell from the waveform what logic has been removed and what hasn't.  For example a shift register has been optimized out of the design and the output is now tied to '0'.  It would have been nicer to see an 'X' in the waveform so it's clearer what is really '0' and what is just logic that has been cleaned out.  Currently I'm20:54
benreynwarinspecting the IL manually to make sense of what's happening.20:54
*** maikmerten has quit IRC20:55
*** mirage335 has quit IRC21:03
*** mirage335 has joined #yosys21:05
*** fsasm has quit IRC22:34
*** vonnieda has quit IRC23:09
*** FL4SHK has quit IRC23:46
*** FL4SHK has joined #yosys23:47

Generated by 2.13.1 by Marius Gedminas - find it at!