Saturday, 2019-06-29

*** tpb has joined #yosys00:00
*** emeb_mac has joined #yosys00:20
*** srk has quit IRC00:25
*** srk has joined #yosys00:46
*** gsi__ has joined #yosys00:47
*** gsi_ has quit IRC00:51
*** X-Scale` has joined #yosys00:58
*** X-Scale has quit IRC01:00
*** X-Scale` is now known as X-Scale01:00
*** Forty-Bot has quit IRC01:55
*** Forty-Bot has joined #yosys02:09
*** PyroPeter has quit IRC02:43
*** PyroPeter has joined #yosys02:57
*** forrestv has quit IRC03:16
*** forrestv has joined #yosys03:32
*** citypw has quit IRC03:48
*** emeb has quit IRC04:01
*** _whitelogger has quit IRC04:53
*** _whitelogger has joined #yosys04:56
*** vonnieda has joined #yosys05:07
*** proteusguy has quit IRC05:10
*** proteusguy has joined #yosys05:11
*** citypw has joined #yosys05:41
*** dys has joined #yosys05:48
*** shorne has quit IRC06:04
*** shorne has joined #yosys06:06
*** citypw has quit IRC06:08
*** dys has quit IRC06:14
*** citypw has joined #yosys06:22
*** emeb_mac has quit IRC06:50
*** kraiskil has joined #yosys07:17
*** kraiskil has quit IRC08:04
*** rohitksingh has joined #yosys08:08
*** dys has joined #yosys08:27
*** lutsabound has quit IRC08:35
*** citypw has quit IRC08:55
*** rohitksingh has quit IRC09:55
pepijndevos_ZirconiumX, do you think it'd make sense to generate decoupling caps for every IC in the netlist?10:43
ZirconiumXpepijndevos_: Sure it would10:44
*** rohitksingh has joined #yosys12:12
*** lutsabound has joined #yosys12:39
*** rohitksingh has quit IRC12:46
pepijndevos_What kind of person expects you to put a decoupling cap and put the vcc and gnd as far appart as possible...12:56
ZirconiumXpepijndevos_: Somebody who wants you to attach it to one of the pins, rather than both :P13:07
tntI've seen entire boards with the cap soldered direction onto the IC pins, on top of the IC itself.13:08
sorearlove me a 1-terminal capacitor13:23
pepijndevos_ZirconiumX, only thing left to do is check if the generated connections make sense and ad text.13:34
tpbTitle: Imgur: The magic of the Internet (at
pepijndevos_Not yet sure wha exactly to write. I don't have a fancy nickname like you so it'd be pepijn de vos and ZirconiumX. I also tend to use leftover PCBs as buisiness cards... although I have plenty by now13:36
ZirconiumXpepijndevos_: Feel free to use my real name if you think it fits better :P13:37
pepijndevos_ZirconiumX, something like this?
tpbTitle: Imgur: The magic of the Internet (at
pepijndevos_How am I ever going to check any of this is correct...13:47
pepijndevos_eeeeh, at least these decoupling caps are the worst... rerouting...13:50
pepijndevos_I'm so glad this thing will only run at a few khz, I don't want to find out all my traces are too long.14:03
ZirconiumXIt really does not matter, pepijndevos_14:03
ZirconiumXOnly if you're at the hundreds of MHz does it matter14:04
pepijndevos_So what limits the speed of a 74xx CPU then? Pretty much all of them seem to run in the low mhz numbers.14:05
ZirconiumXpepijndevos_: The C74-6502 runs at 20MHz14:07
ZirconiumXBut mostly it's propagation delay in the ICs themselves14:07
ZirconiumXWell, propagation delay plus switching speed14:08
ZirconiumXAC logic is faster than AHC logic, which is faster than HC logic14:09
pepijndevos_I figured longer traces -> more inductance, capacitive loading -> bad things, but I guess not quite as bad as I thought.14:09
ZirconiumXAHC has shorter propagation delay, but the switching speeds of AHC and HC are about the same14:09
pepijndevos_I should look up the differences between those families14:09
pepijndevos_"Over 40 different logic subfamilies use this standardized part number schem"14:11
tntSo, what does that board do ?14:12
pepijndevos_fade the LED XD14:13
pepijndevos_It's more of a PoC that synthesis works, before I order a huge CPU board and find all the logic is backwards14:14
*** lutsabound has quit IRC14:45
*** rohitksingh has joined #yosys14:50
*** AlexDaniel has quit IRC14:50
*** AlexDaniel has joined #yosys14:50
*** dys has quit IRC15:26
*** rohitksingh has quit IRC15:28
*** emeb_mac has joined #yosys15:42
*** AlexDaniel has quit IRC16:15
*** emeb has joined #yosys16:21
*** AlexDaniel has joined #yosys16:40
*** cr1901 has quit IRC16:55
*** lutsabound has joined #yosys16:56
*** cr1901 has joined #yosys17:00
*** emeb has quit IRC17:04
*** emeb_mac has quit IRC17:21
*** indy has joined #yosys17:44
*** pie_ has quit IRC18:19
*** cr1901 has quit IRC18:35
*** cr1901 has joined #yosys18:36
*** Laksen has joined #yosys18:58
*** kraiskil has joined #yosys19:01
*** svenn has quit IRC19:15
*** fsasm has joined #yosys19:16
*** svenn has joined #yosys19:17
*** pie_ has joined #yosys19:37
*** dys has joined #yosys19:38
pepijndevos_How can I eecute a command *before* a script?19:57
pepijndevos_If I do yosys -p something -s script -p something it does script something something19:57
daveshahHow about -p "something; script script.ys; something"19:58
pepijndevos_ah ok, lemme try19:59
pepijndevos_I can compile VHDL to 78xx!!!20:00
pepijndevos_Although... would it not make sense to have paths in scripts be relative to the script location?20:01
pepijndevos_I'm running a script from another directory and all the paths break20:02
daveshahDepends what you are doing20:02
pepijndevos_I guess you want both...20:03
daveshahPaths relative to the current directory sounds pretty conventional (e.g. a shell script)20:03
pepijndevos_yea, but often times at least in python scripts you seen funny hacks to get the path of the current script and then get the basedir from that to have script-relative paths20:03
pepijndevos_Basically my problem is that ZirconiumX made this beatiful script to synthesize to 74xx, but basically iy only works if you're in a subdir of the repo itself. Is there any way to package it in a more reusable way?20:05
daveshahThere might be some way of doing it with the Tcl API20:06
tpbTitle: Yosys Open SYnthesis Suite :: Command Reference :: tcl (at
*** fsasm has quit IRC20:20
*** kraiskil has quit IRC20:51
*** emeb_mac has joined #yosys21:03
*** lutsabound has quit IRC23:56

Generated by 2.13.1 by Marius Gedminas - find it at!