Friday, 2019-06-28

*** tpb has joined #yosys00:00
*** emeb has quit IRC00:30
*** gsi_ has joined #yosys00:49
*** gsi__ has quit IRC00:53
*** proteusguy has quit IRC01:15
*** Forty-Bot has joined #yosys01:15
*** proteusguy has joined #yosys01:20
*** tux3 has joined #yosys01:20
*** SpaceCoaster has joined #yosys01:37
*** PyroPeter has quit IRC02:45
*** PyroPeter has joined #yosys02:58
*** Thorn has quit IRC03:32
*** voxadam has quit IRC03:47
*** voxadam has joined #yosys03:48
*** voxadam has quit IRC04:27
*** voxadam has joined #yosys04:27
*** kraiskil has joined #yosys04:44
*** rohitksingh_work has joined #yosys05:05
*** GoldRin has joined #yosys05:34
*** Jybz has joined #yosys05:50
*** dys has quit IRC06:07
*** indy has quit IRC06:19
*** adjtm has quit IRC06:22
*** adjtm has joined #yosys06:22
*** vonnieda_ has joined #yosys06:31
*** vonnieda has quit IRC06:34
*** jryans has quit IRC07:01
*** nrossi has quit IRC07:01
*** fevv8[m] has quit IRC07:01
*** rrika has quit IRC07:04
*** rrika has joined #yosys07:06
*** fevv8[m] has joined #yosys07:12
*** emeb_mac has quit IRC07:13
*** brett-soric has joined #yosys07:17
*** dys has joined #yosys07:22
*** Jybz has quit IRC07:49
*** nrossi has joined #yosys07:55
*** jryans has joined #yosys07:55
*** Jybz has joined #yosys08:01
*** brett-soric has left #yosys08:05
*** Thorn has joined #yosys08:13
*** vonnieda has joined #yosys08:15
*** Jybz has quit IRC08:16
*** vonnieda_ has quit IRC08:16
*** kraiskil has quit IRC08:20
*** adjtm has quit IRC09:30
*** citypw has joined #yosys09:37
*** s_frit has quit IRC09:40
*** s_frit has joined #yosys09:40
*** _whitelogger has quit IRC09:44
*** _whitelogger has joined #yosys09:47
*** pie_ has quit IRC10:40
*** Thorn has quit IRC10:49
*** adjtm has joined #yosys11:05
*** AlexDaniel has joined #yosys11:12
*** rohitksingh has joined #yosys11:50
*** Thorn has joined #yosys11:57
*** kraiskil has joined #yosys12:13
*** kraiskil has quit IRC12:18
*** kraiskil has joined #yosys12:31
*** ironsteel has quit IRC12:33
*** rrika has quit IRC12:34
*** rrika has joined #yosys12:37
*** somlo has quit IRC13:22
*** rohitksingh has quit IRC13:22
*** adjtm has quit IRC13:22
*** somlo has joined #yosys13:23
*** adjtm has joined #yosys13:40
*** rohitksingh_work has quit IRC13:45
somloany chance to have yosys PR # 1098 rebased against the latest master, and force-pushed? I'm getting merge conflicts, and guessing how to resolve them is a bit above my head :)13:51
*** vonnieda has quit IRC13:52
*** vonnieda has joined #yosys14:07
daveshahsomlo: I think Eddie will look at this later. But not seeing any issues merging into master here14:10
somlodaveshah: maybe I'm doing git wrong :) but I cloned yosys, got 74945dd as the latest commit in master14:13
somlothen I "git fetch origin pull/1098/head:foo1098; git checkout foo1098; git rebase master"14:14
somloand got a conflict14:14
daveshahsomlo: A simple merge into master of xaig is fine though14:17
daveshahAny reason for rebasing instead?14:17
somloIt's totally possible that I'm overcomplicating this, but since I've successfulyl built an RPM of the latest master, I wanted to extract a simple 1098 "cumulative" patch to add to the rpm build process :)14:17
*** pie_ has joined #yosys14:18
daveshahBecause 1098 has had master merged into it several times, I'm not sure that rebase like that will work14:18
somloi.e., "git diff master > yosys-fedora-1098.patch" or something :)14:18
somlooh well, I can always just grab 1098 itself and build an RPM out of it (with the caveat that I no longer know exactly *what* I'm testing, compared to actual master :)14:19
daveshahcreate a new branch off master, merge xaig into that branch, then diff against master?14:19
somloit's certainly a failing on my part, though, so no sweat :)14:19
somloI'll try that (I'm more or less cargo-culting git, but that last thing you said makes sense, so I'll go do that)14:20
daveshahIn any case, this is the same as what would happen when we merge the pull request (as we merge rather than rebase PRs in Yosys)14:20
somlomakes sense, the more attention I pay to the details :)14:21
somlodaveshah: thanks, that worked (and thanks for the new git "alternate route from a to b" :)14:26
*** emeb has joined #yosys14:48
*** rohitksingh has joined #yosys14:54
*** adjtm has quit IRC14:55
*** dys has quit IRC15:14
*** togo has joined #yosys15:36
*** jakobwenzel has quit IRC15:51
*** kraiskil has quit IRC15:51
*** GoldRin has quit IRC16:05
*** _whitelogger has quit IRC16:29
*** _whitelogger has joined #yosys16:32
*** somlo has quit IRC16:37
*** rohitksingh has quit IRC16:38
*** somlo has joined #yosys16:38
azonenbergSoo anybody here good with GUI stuff and E&M?17:15
azonenbergi've played around a bunch with OpenEMS and found it pretty much impossible to use, the solver is fine but there's just no tooling or UI that seems reasonable to work with17:15
azonenbergi really don't want to burn $12K on Sonnet (or use proprietary EDA software in general) but i also need to get my work done17:16
azonenbergi would love if somebody made a GUI at that level, or even remotely close, around the OpenEMS solver17:16
azonenbergis that something folks are interested in / able to contribute to?17:17
cr1901azonenberg: okay w/ the GUI stuff... I could relearn the E&M stuff... but... I've been unwell17:42
sorearI would love an excuse to learn more FEM but I am extremely not in a position to commit time17:46
sorearProbably should ask what platform you want supported17:46
*** kraiskil has joined #yosys18:04
kristianpaul*spam* does the CE40HX8K have 1V8 IO *spam* ?18:41
tntkristianpaul: yes18:41
tntkristianpaul: (welll assuming you power one of the io bank with 1v8 ...)18:42
kristianpauloh thats tricky for my setup... , but thank you for pointing it18:42
tntthat's pretty much like any other fpga, you need the io bank to be powered to the voltage you want to use.18:44
sorearI'd be surprised if there's an exception.  there needs to be a rail somewhere to reference logic highs too18:45
sorearit'd be Bad if the FPGA tried to synthesize its own "1V8" reference, wound up slightly higher than the "1V8" on the board, and drove a steady-state current through the nearest protection diode18:46
tntsorear: well diodes have drops, you'd need it to be more than slightly higher :p18:47
tnt(I mean, point-of-load / local regulation on board is a thing with several chips using different Vio regulators talking to each other)18:48
daveshahThe ECP5 allows 1.2V inputs (but not outputs) with any bank Vcc19:02
daveshahPowered by core Vcc19:02
kristianpaulI want that ;)19:07
benreynwarZipCPU, daveshah:  Thanks for the tips yesterday.  I ended up making two modifications to to get things working.  I had to add a "flatten" stage, otherwise the unused logic within a submodule wasn't removed during optimization, and I had to add the "-purge" argument after "opt_clean" to get rid of all the unused nets.  The end result was to decrease the size of the smt2 file from 20MBi down to 5 MBi, and the time19:10
benreynwarto write out the VCD file from over an hour, down to 2 s.  I still don't understand why it was taking so long before, but  it's working well now.19:10
ZipCPUbenreynwar: You might find that those changes are better made within your sby file19:11
ZipCPUThey can be placed into the [script] section, right after the prep command19:11
benreynwarZipCPU: That sounds much more sensible!  I'll move them over.19:12
*** kraiskil has quit IRC19:17
*** vonnieda has quit IRC20:54
*** vonnieda has joined #yosys21:22
*** lutsabound has joined #yosys22:25
*** dys has joined #yosys22:50
*** vonnieda has quit IRC22:52
*** togo has quit IRC23:02
*** dys has quit IRC23:56
*** adjtm has joined #yosys23:59

Generated by 2.13.1 by Marius Gedminas - find it at!