Tuesday, 2019-06-11

*** tpb has joined #yosys00:00
*** emeb has quit IRC00:15
*** emeb_mac has joined #yosys00:31
*** futarisIRCcloud has joined #yosys01:08
*** stuckpixel has joined #yosys01:22
*** gsi__ has joined #yosys01:23
*** gsi_ has quit IRC01:26
*** PyroPeter has quit IRC03:02
*** PyroPeter has joined #yosys03:16
*** vonnieda has joined #yosys03:18
*** rohitksingh_work has joined #yosys04:54
*** proteusguy has quit IRC04:59
*** gsi__ is now known as gsi_05:58
*** proteusguy has joined #yosys06:37
*** jakobwenzel has joined #yosys06:58
*** m4ssi has joined #yosys07:08
*** emeb_mac has quit IRC07:11
*** rohitksingh_work has quit IRC07:12
*** rohitksingh_work has joined #yosys07:14
*** citypw has joined #yosys07:39
*** futarisIRCcloud has quit IRC08:06
*** promach has joined #yosys08:50
promachFor https://www.diffchecker.com/xqCravG1#right-2 , why do I have the following error ?08:51
promachsmt2: ERROR: Unsupported cell type $dlatch for cell $paramod\arbiter\WIDTH=2.$auto$proc_dlatch.cc:409:proc_dlatch$11745.08:51
daveshahpromach: you have an inferred latch08:52
daveshahIf neither if statement is reached, base is not set08:52
daveshahYou should either go back to a clocked always or add a default value for base08:52
promachbut I do not want to use 'initial' statement08:52
daveshahIf you *really* need the latch then you'll have to put multiclock on08:53
promachwait, why 'multiclock on' ?08:53
daveshahDefault value refers to a default value in the always block, not an initial value08:53
daveshahBecause latches are asynchronous, anything async needs multiclock on08:53
promachbut how to set 'default value in the always block' ?08:53
daveshahAdd an else clause; or set base at the top before the if statement08:54
promachhow to 'set base at the top before the if statement' ?08:54
daveshahJust add base = 0; or whatever before the line if(reset || first_clock_passed) base = 1;08:55
promachthanks daveshah08:56
promachadd base = 0; or whatever before the line if(reset || first_clock_passed) base = 1;     will make the logic working incorrect though08:57
daveshahIf you want base to keep its last value, then you'll want to use a clocked always block08:58
daveshahIn an always @* you should always be setting base to something regardless of the inputs08:59
daveshahOtherwise you get an inferred latch, which is likely to cause timing issues and other annoyances in hardware08:59
promachok, I switched to  always @*   due to issues outside of this module09:00
tntand do you have any idea what this does ?09:02
promachcombinational circuit09:02
promacha lot of timing issues09:03
tntNow try to draw that comb circuit you're asking for on paper with gates without loops ...09:05
promachwhat loops ?09:09
*** wifasoi has joined #yosys09:28
*** citypw has quit IRC10:06
*** wifasoi has quit IRC11:13
*** AlexDaniel has joined #yosys11:28
*** AlexDaniel has quit IRC11:36
*** wifasoi has joined #yosys12:14
*** GoldRin has joined #yosys12:18
*** proteusguy has quit IRC13:14
*** rohitksingh_work has quit IRC13:18
*** cr1901_modern has quit IRC13:29
*** wifasoi has quit IRC13:48
*** proteusguy has joined #yosys13:58
*** vonnieda has quit IRC14:06
*** vonnieda has joined #yosys14:22
*** rohitksingh has joined #yosys14:32
*** emeb has joined #yosys14:40
*** proteusguy has quit IRC14:43
*** Cerpin has joined #yosys14:44
*** alexhw has joined #yosys14:48
*** proteusguy has joined #yosys14:59
*** wifasoi has joined #yosys15:07
*** Cerpin has quit IRC15:26
*** Cerpin has joined #yosys15:28
*** cr1901_modern has joined #yosys15:36
*** ZipCPU has quit IRC16:09
*** ZipCPU has joined #yosys16:14
*** tlwoerner has quit IRC16:21
*** tlwoerner has joined #yosys16:22
*** m4ssi has quit IRC16:23
*** proteusguy has quit IRC16:49
*** proteusguy has joined #yosys16:50
*** proteusguy has quit IRC16:52
*** proteusguy has joined #yosys17:05
*** wifasoi has quit IRC18:04
*** fsasm__ has joined #yosys18:59
*** fsasm__ is now known as fsasm19:04
*** AlexDaniel has joined #yosys19:40
*** stuckpixel has quit IRC19:45
*** stuckpixel has joined #yosys19:49
*** rohitksingh has quit IRC19:56
*** fsasm has quit IRC22:00
*** vonnieda has quit IRC22:49

Generated by irclog2html.py 2.13.1 by Marius Gedminas - find it at mg.pov.lt!