Friday, 2019-05-24

*** tpb has joined #yosys00:00
*** emeb has quit IRC00:32
*** gsi_ has joined #yosys01:57
*** gsi__ has quit IRC02:00
*** jevinskie has joined #yosys02:04
*** vonnieda has joined #yosys02:15
*** citypw has joined #yosys02:26
*** jevinskie has quit IRC02:31
*** PyroPeter has quit IRC02:45
*** vonnieda_ has joined #yosys02:53
*** vonnieda has quit IRC02:54
*** vonnieda_ has quit IRC02:58
*** PyroPeter has joined #yosys02:58
*** rohitksingh has joined #yosys04:35
*** rohitksingh has quit IRC05:05
*** emeb_mac has quit IRC05:20
*** rohitksingh_work has joined #yosys05:20
*** Jybz has joined #yosys06:42
*** dys has quit IRC06:58
*** futarisIRCcloud has joined #yosys07:34
*** litghost has quit IRC07:44
*** Jybz has quit IRC07:50
*** litghost has joined #yosys07:52
*** MoeIcenowy has quit IRC07:53
*** MoeIcenowy has joined #yosys07:53
*** MoeIcenowy has quit IRC07:58
*** MoeIcenowy has joined #yosys07:58
*** m4ssi has joined #yosys07:59
*** fsasm has joined #yosys08:01
*** arnd has quit IRC08:11
*** arnd has joined #yosys08:11
*** Ultrasauce has quit IRC08:13
*** Ultrasauce has joined #yosys08:14
*** daveshah has quit IRC08:16
*** ktemkin has quit IRC08:16
*** marex-cloud has quit IRC08:17
*** guan has quit IRC08:17
*** ktemkin has joined #yosys08:17
*** daveshah has joined #yosys08:17
*** guan has joined #yosys08:19
*** futarisIRCcloud has quit IRC08:23
*** futarisIRCcloud has joined #yosys08:27
*** Jybz has joined #yosys08:44
*** Jybz has quit IRC09:09
*** marex-cloud has joined #yosys09:44
*** MoeIcenowy has quit IRC09:45
*** MoeIcenowy has joined #yosys09:46
*** philtor has quit IRC10:30
*** futarisIRCcloud has quit IRC10:33
*** proteusguy has joined #yosys10:56
*** Jybz has joined #yosys11:12
*** Jybz has quit IRC11:14
*** eightdot has quit IRC11:57
*** eightdot has joined #yosys11:59
*** rohitksingh_work has quit IRC12:55
*** rohitksingh has joined #yosys13:49
*** jakobwenzel has quit IRC14:24
*** rohitksingh has quit IRC14:55
*** rohitksingh has joined #yosys14:57
*** Cerpin has joined #yosys14:58
*** fsasm has quit IRC15:21
*** alcorn has quit IRC15:36
*** Cerpin has quit IRC15:39
*** rohitksingh has quit IRC15:41
*** rohitksingh has joined #yosys15:42
*** Cerpin has joined #yosys16:14
*** m4ssi has quit IRC16:15
*** Cerpin has quit IRC16:21
*** vonnieda has joined #yosys16:32
*** citypw has quit IRC17:51
adamgreigdaveshah: i think commit https://github.com/YosysHQ/yosys/commit/ac6cc88db352938d8dd9f2f9c6d404663674538e has broken all my multi-clock bram inference on ice40 :p18:02
tpbTitle: memory_bram: Fix multiclock make_transp · YosysHQ/[email protected] · GitHub (at github.com)18:02
daveshahadamgreig: it was always broken :p18:02
daveshahjust not so visibly...18:02
adamgreigwell before it worked and now it tries to use 65000 LCs instead of a few brams18:02
adamgreigso i guess i didn't notice the broken before but now it really is broken :P18:02
daveshahThe iCE40 doesn't have a hardware transparent (write-through) BRAM mode18:03
adamgreigaha, that might be a good clue18:03
daveshahIt is possible to fake this for a single clock domain, but afaik there is no guaranteed safe solution across clock domains to fake it18:03
daveshahBefore Yosys tried, but this led to odd sim-synth mismatches18:04
adamgreigack18:04
adamgreigI don't really care about write-through but I'm using nmigen and it might well be asking for that by default18:04
daveshahHmm18:04
daveshahoMigen/LiteX definitely supports both18:04
daveshahI've seen both in its Verilog output18:05
daveshahnot sure about nMigen, maybe it is an option?18:05
adamgreigit is an option on the read port18:05
adamgreigI'll see if that fixes things18:05
adamgreigyikes. it's certainly done something.18:10
adamgreignow I have hundreds fewer LCs and also no RAMs18:10
tntadamgreig: what does the verilog look like18:16
tnt?18:16
adamgreignmigen generates RTLIL rather than verilog though I do have a minimal test case18:16
adamgreighowever I think I've solved it now18:16
adamgreigI have to set transparent=True on the read port to allow yosys to infer it for ice4018:17
adamgreigbut then nmigen changes the read port enable from constant 1 to some undriven signal which resets to 0, so the read port was always disabled, which is why most of my design subsequently vanished18:17
adamgreigif I set transparent=False and assert rport.enable to 1 it all seems to work18:17
adamgreigso... user error I guess! albeit some slightly confusing api design18:18
adamgreigthanks daveshah!18:18
*** mwk has quit IRC19:07
*** Cerpin has joined #yosys19:32
*** Cerpin has quit IRC19:47
*** Cerpin has joined #yosys19:55
*** Cerpin has quit IRC21:13
*** vonnieda has quit IRC22:30
*** Cerpin has joined #yosys22:30
*** Jybz has joined #yosys23:06
*** Jybz has quit IRC23:12
*** futarisIRCcloud has joined #yosys23:48

Generated by irclog2html.py 2.13.1 by Marius Gedminas - find it at mg.pov.lt!