Thursday, 2019-03-07

*** tpb has joined #yosys00:00
*** zino has quit IRC00:59
*** zino has joined #yosys01:00
*** gsi__ has joined #yosys01:32
*** gsi_ has quit IRC01:36
*** pie__ has quit IRC02:55
*** pie__ has joined #yosys02:59
*** pie__ has quit IRC03:05
*** pie__ has joined #yosys03:06
*** m_w_ has joined #yosys03:06
*** m_w_ has quit IRC03:06
*** m_w_ has joined #yosys03:06
*** m_w_ has quit IRC03:10
*** m_w_ has joined #yosys03:10
MoeIcenowysorry to ask icarus verilog question here03:20
MoeIcenowyis there a way to access a submodule in the top module without knowing the name of the top module?03:21
*** emeb has left #yosys03:27
*** rohitksingh has joined #yosys03:28
*** m_w_ has quit IRC03:31
*** m_w_ has joined #yosys03:31
*** emeb_mac has joined #yosys03:32
*** citypw has joined #yosys03:44
*** rohitksingh has quit IRC04:13
*** danieljabailey has joined #yosys04:28
*** rohitksingh_work has joined #yosys04:29
*** proteusguy has quit IRC04:33
*** s_frit has quit IRC04:33
*** keesj has quit IRC04:34
*** somlo has quit IRC04:34
*** shorne has quit IRC04:34
*** srk has quit IRC04:34
*** dxld has quit IRC04:34
*** mwk has quit IRC04:34
*** kristianpaul has quit IRC04:34
*** loxodes has quit IRC04:34
*** thasti has quit IRC04:34
*** cyrozap has quit IRC04:34
*** pie___ has joined #yosys04:50
*** pie__ has quit IRC04:54
*** s_frit has joined #yosys05:01
*** loxodes has joined #yosys05:01
*** shorne has joined #yosys05:01
*** keesj has joined #yosys05:01
*** somlo has joined #yosys05:01
*** srk has joined #yosys05:01
*** thasti has joined #yosys05:01
*** dxld has joined #yosys05:01
*** mwk has joined #yosys05:01
*** kristianpaul has joined #yosys05:01
*** cyrozap has joined #yosys05:01
*** m_w_ has quit IRC05:43
*** m_w has joined #yosys05:43
*** m_w has quit IRC06:29
*** rohitksingh_work has quit IRC06:45
*** rohitksingh_work has joined #yosys06:53
*** citypw has quit IRC07:01
*** citypw has joined #yosys07:15
*** rohitksingh_work has quit IRC07:42
*** m4ssi has joined #yosys07:48
*** emeb_mac has quit IRC08:06
*** rohitksingh_work has joined #yosys08:21
*** mrsteveman1 has joined #yosys08:39
*** Marex has quit IRC09:04
*** Marex has joined #yosys09:30
*** citypw has quit IRC10:15
*** _whitelogger has quit IRC10:19
*** _whitelogger has joined #yosys10:21
*** SpaceCoaster has joined #yosys11:13
*** leviathanch has joined #yosys12:24
*** sxpert has quit IRC12:26
*** danieljabailey has quit IRC12:59
*** rohitksingh_work has quit IRC13:02
*** Thorn has quit IRC13:25
*** proteusguy has joined #yosys13:50
*** proteusguy has quit IRC14:20
*** rohitksingh has joined #yosys14:22
*** proteusguy has joined #yosys14:30
*** citypw has joined #yosys14:34
*** emeb has joined #yosys14:41
*** proteusguy has quit IRC15:02
*** maikmerten has joined #yosys15:34
*** Forty-3 has quit IRC15:51
*** citypw has quit IRC16:33
*** sxpert has joined #yosys16:45
*** leviathanch has quit IRC17:06
*** m4ssi has quit IRC17:17
*** m_w has joined #yosys18:22
*** gsi__ is now known as gsi_18:52
*** somlo has quit IRC20:14
*** somlo has joined #yosys20:18
*** m_w has quit IRC20:19
*** rohitksingh has quit IRC20:21
*** AlexDaniel has quit IRC20:33
*** somlo has quit IRC20:37
*** maikmerten has quit IRC21:47
*** m_w has joined #yosys21:58
*** emeb has quit IRC22:01
*** Thorn has joined #yosys22:46
*** emeb_mac has joined #yosys23:18
tntFinally took the time to write custom pass for yosys to init BRAM from a file ...  much better than my hacked python script modifying the json between yosys and nextpnr :p23:35
tpbTitle: iCE40 BRAM primitives init from file by smunaut · Pull Request #859 · YosysHQ/yosys · GitHub (at
emeb_macis there any way to insert BRAM init *after* nextpnr?23:38
tntWell, there is icebram but that requires the BRAM to be initialized with known random value during synthesis23:39
tntand then it finds those in the bitstream and replaces them.23:39
tnt(so you synth with a initfile of random value and you save that random.hex, then after nextpnr you can use icebram and give it both random.hex and real.hex and it will find those bram in the bitstream and replace their content).23:40
emeb_macinteresting approach.23:41
emeb_macsounds like they didn't know where in the bitstream the init data would end up so they had to search for it?23:42
emeb_macwhich doesn't make much sense given that the entire toolchain is FOSS at this point.23:43
tntWell yeah, because (1) it's used also for inferred RAM where you have no idea how the structure of the RAM is vs actual physical BRAM (2) nextpnr doesn't really save any mapping on which 'ram' ends up where.23:43
emeb_macok, that makes sense.23:44
corecodetnt: oh you're sylvain!23:49
corecodewe met at 35c323:49
corecodei asked you about the led panel refresh23:49
tntI am. and you did ? Well a lot of people asked about it so you'll have to be a bit more precise :p23:51
corecodei was sitting at the table for a couple of days, working on my fpga board (u4k :)23:52
tntOh yeah, I remember that !23:52
tntYou went through quite a bit of trouble to get that board supported :)23:55
corecodeyea and it was user error even23:55
corecodeturned out to be a bad icecube config - redid it and then the cpu design linked23:55
corecodeheh oh well23:55
tntWhat are the u4k advantage over the up5k ?23:55
corecodei have them here :)23:56
corecodealso, cheaper23:56
corecodei might go use ecp5 for future projects, they seem to be quite cheap as well, especially for what they have23:57
tntThey're a whoile lot trickier to solder though.23:57
corecodei think 0.8mm bga will be fine23:58

Generated by 2.13.1 by Marius Gedminas - find it at!