Friday, 2019-02-01

*** tpb has joined #yosys00:00
*** seldridge has joined #yosys00:38
*** emeb has quit IRC01:03
*** emeb_mac has joined #yosys01:05
*** emeb_mac has quit IRC01:10
*** emeb_mac has joined #yosys01:26
*** gsi__ has joined #yosys02:40
*** gsi_ has quit IRC02:43
*** emeb_mac has quit IRC03:08
*** emeb_mac has joined #yosys03:12
*** emeb_mac has quit IRC03:36
*** rohitksingh has joined #yosys04:38
*** pie__ has joined #yosys04:45
*** pie___ has quit IRC04:49
*** rohitksingh has quit IRC05:05
*** rohitksingh has joined #yosys05:51
*** gsi__ is now known as gsi_05:52
*** m4ssi has joined #yosys08:36
*** fsasm has joined #yosys10:31
*** ZipCPU has quit IRC10:49
*** ZipCPU has joined #yosys10:53
*** leviathanch has joined #yosys11:13
*** jevinski_ has quit IRC12:48
*** promach_ has joined #yosys14:26
promach_Why am I having [multiply_proof] base: multiply.v:109: ERROR: Failed to resolve identifier \middle_layers[32] for width detection! for ?14:27
tpbTitle: A signed multiply verilog code using row adder tree multiplier and modified baugh-wooley algorithm ยท GitHub (at
promach_while the same exact code runs without any error using iverilog on
tpbTitle: multiply.v(1) - EDA Playground (at
*** FL4SHK has quit IRC14:35
*** emeb has joined #yosys15:11
*** promach_ has quit IRC15:19
*** seldridge has quit IRC15:59
*** seldridge has joined #yosys16:42
*** leviathanch has quit IRC16:57
*** m4ssi has quit IRC17:20
*** fsasm has quit IRC17:25
*** seldridge has quit IRC19:16
*** rohitksingh has quit IRC19:54
*** seldridge has joined #yosys20:12
*** develonepi3 has quit IRC20:43
*** s_frit has quit IRC20:59
*** s_frit has joined #yosys20:59
*** s_frit has quit IRC22:30
*** s_frit has joined #yosys22:30
*** citypw has quit IRC22:39
*** citypw has joined #yosys22:52

Generated by 2.13.1 by Marius Gedminas - find it at!