Tuesday, 2018-07-03

*** tpb has joined #yosys00:00
*** promach_ has joined #yosys00:46
*** promach_ has quit IRC01:34
promachI am bit stucked at UART multiclock induction as in https://i.imgur.com/c0iLxUu.png . I hope some inputs could give me something that I could work on02:32
*** emeb has quit IRC03:33
*** emeb_mac has joined #yosys03:36
*** seldridge has quit IRC03:56
*** aiju has quit IRC05:29
*** leviathan has joined #yosys05:31
*** aiju has joined #yosys05:32
*** dys has joined #yosys06:14
*** sklv has quit IRC06:59
*** xerpi has joined #yosys07:01
*** [X-Scale] has joined #yosys07:01
keesjpromach: what is multiclock induction?07:03
*** X-Scale has quit IRC07:04
*** [X-Scale] is now known as X-Scale07:04
*** emeb_mac has quit IRC07:04
keesjwhat is the difference between &shift_reg  == 1  and shift_reg == 0?07:09
promachkeesj: multiclock means dissimilar clock domain07:12
promachkeesj: I think I know what is missing in my assertions07:13
promachthanks keesj07:13
*** GuzTech has joined #yosys07:23
*** dys has quit IRC07:35
*** aiju has quit IRC07:53
keesjI think .. this is called clock domain crossing07:54
*** aiju has joined #yosys08:17
*** AlexDaniel has quit IRC08:21
*** mjoldfield has quit IRC08:34
*** leviathan has quit IRC08:55
*** fsasm has joined #yosys09:01
*** _whitelogger has quit IRC10:01
*** _whitelogger has joined #yosys10:03
*** aiju has quit IRC10:15
*** grummel has quit IRC10:22
*** aiju has joined #yosys10:24
*** aiju has quit IRC11:13
*** xerpi has quit IRC11:22
*** aiju has joined #yosys11:34
*** grummel has joined #yosys11:41
ZipCPU&shift_reg uses the reduction operator to "and" all of the bits in shift_reg together.  If the result is one, then all of the bits must've been true.11:44
ZipCPUkeesj: Using multiple clocks is not called a clock domain crossing (CDC).  It only becomes a CDC when data from one of those clock domains (transmitter) crosses over and into another (the receiver)11:45
keesjI will get myself a nice verilog book for the summer!11:55
*** kraiskil has joined #yosys11:55
*** indy has quit IRC12:52
*** mjoldfield has joined #yosys13:40
*** jwhitmore has joined #yosys13:40
*** promach_ has joined #yosys13:54
*** leviathan has joined #yosys14:05
*** kraiskil has quit IRC14:27
*** kensan_ is now known as Kensan15:04
*** indy has joined #yosys15:06
*** seldridge has joined #yosys15:23
*** emeb has joined #yosys15:27
*** GuzTech has quit IRC15:38
*** m_w has joined #yosys16:19
*** [X-Scale] has joined #yosys16:35
*** X-Scale has quit IRC16:38
*** [X-Scale] is now known as X-Scale16:38
*** dys has joined #yosys16:40
*** indy has quit IRC16:43
*** seldridge has quit IRC16:45
*** tinyfpga has quit IRC16:50
*** tinyfpga has joined #yosys16:53
*** indy_ has joined #yosys17:04
*** Kensan has left #yosys17:20
*** promach_ has quit IRC17:22
*** fsasm has quit IRC17:27
*** seldridge has joined #yosys17:29
*** sklv has joined #yosys17:35
*** seldridge has quit IRC17:37
*** seldridge has joined #yosys18:37
*** X-Scale has quit IRC18:38
*** X-Scale has joined #yosys18:53
mithroHrm -- the example at https://github.com/cliffordwolf/icestorm/tree/master/examples/iceblink doesn't seem to work on my iceblink40 board :-/19:17
tpbTitle: icestorm/examples/iceblink at master · cliffordwolf/icestorm · GitHub (at github.com)19:17
daveshahI think the pinout may be different between hx and lp19:21
daveshahNot entirely sure though19:21
daveshahAlso, the iceblink uses a really weird programmer19:22
daveshahmithro: ^19:22
mithroHrm -- the pcf file uses numbers but board seems to have a BGA numbers? http://www.latticesemi.com/view_document?document_id=4710819:25
daveshahmithro: yes that's what I meant above19:28
daveshahYou have the LP board with the BGA, Clifford was using the HX board with the qfp19:28
daveshahBlame lattice for having two almost identical but incompatible boards19:28
*** mazzoo has quit IRC19:31
*** mazzoo has joined #yosys19:31
mithroYeah - looks like it19:37
mithrodaveshah: Okay, that seems to be working now19:38
mithrolunch time for me!19:38
daveshahGreat! Enjoy lunch19:38
mithrodaveshah: Sent a pull request with an update to the readme at https://github.com/cliffordwolf/icestorm/pull/16920:24
tpbTitle: Update README to be clearer by mithro · Pull Request #169 · cliffordwolf/icestorm · GitHub (at github.com)20:25
*** mobius has quit IRC20:27
daveshahmithro: Thanks!20:28
mithrodaveshah: I'll probably send through a working pcf file shortly20:28
mithroZipCPU: you ponged?20:39
ZipCPUI'm here. ;)20:39
*** ravenexp has quit IRC20:54
*** ravenexp has joined #yosys20:56
*** AlexDaniel has joined #yosys20:59
*** jwhitmore has quit IRC21:02
*** leviathan has quit IRC21:04
*** jwhitmore has joined #yosys21:20
*** pie_ is now known as ^pie_^21:26
*** emeb has quit IRC21:42
*** emeb has joined #yosys21:44
*** ^pie_^ is now known as pie_22:41
*** jwhitmore has quit IRC22:59
*** m_w has quit IRC23:11

Generated by irclog2html.py 2.13.1 by Marius Gedminas - find it at mg.pov.lt!