Sunday, 2018-05-27

*** tpb has joined #yosys00:00
*** m_t has quit IRC00:12
*** promach__ has joined #yosys00:33
*** promach__ is now known as promach200:38
*** gnufan has joined #yosys00:46
*** cemerick_ has joined #yosys00:50
*** cemerick_ has quit IRC01:31
*** promach2 has quit IRC02:06
*** dxld has quit IRC04:06
*** dxld has joined #yosys04:07
*** leviathan has joined #yosys04:08
*** leviathan has quit IRC04:22
*** leviathan has joined #yosys04:23
*** sklv has quit IRC05:13
*** sklv has joined #yosys05:13
*** dys has quit IRC06:08
*** dys has joined #yosys07:01
*** oldtopman has joined #yosys07:07
*** emeb_mac has quit IRC07:19
*** proteus-guy has quit IRC07:32
*** leviathan has quit IRC07:56
*** leviathan has joined #yosys08:00
*** leviathan has quit IRC08:04
*** leviathan has joined #yosys08:05
*** indy has quit IRC08:56
*** indy has joined #yosys08:58
*** dmin7 has joined #yosys09:05
dmin7hi, bit of a weird question: are there any logic analyzers (or other hardware products) out there doing sort of "trigger based output filtering", so that you can define certain trigger events, and then you get a 'clean' output with only those events in it?09:09
ZipCPUExternal or internal to the FPGA?09:10
* ZipCPU scratches his head09:11
ZipCPUI know digilent's "Digital Discovery" is quite scriptable, but I'm not sure if that necessarily means it does or doesn't do what you are looking to do.09:11
ZipCPUI know from an internal logic analyzer standpoint, the wbscope that I use and its wbscopc (compressed) cousin may both be configured to do what you are asking.09:12
dmin7looks interesting, thx09:15
*** janrinze has joined #yosys09:50
mjoldfielddmin7 : Could you capture everything and then filter it ?09:59
ZipCPUWouldn't that require a bigger capture memory?10:05
mjoldfieldZipCPU: Yes, indeed, but you can then do the filtering at your leisure :)10:05
dmin7and you can potentially sample at higher speeds / better resolution, if you know there is not going to be much "signal traffic" and are focused on the timing10:06
mjoldfieldI've played with an older version of this which was pleasant for simple stuff.10:06
tpbTitle: USB Logic Analyzers from Saleae - (at
dmin7(which is kinda what i'm trying to do with the ice40 atm :)10:06
dmin7(also why i want to know if it already exists in that form)10:07
mjoldfieldI think there are problems where you want to filter at capture time, and other ones where it's better to grab everything. I suppose it comes down to how complicated the filter needs to be.10:09
mjoldfielddmin7: You've presumably seen this
tpbTitle: SUMP2 100 MSPS 32bit Logic Analyzer for icoBoard+RaspberryPi Black Mesa Labs (at
dmin7mjoldfield: yep, there's also this (based on sump2) .. which has nice triggering options
tpbTitle: SUMP logic analyzer Verilog Demon core documentation - DP (at
dmin7but that's still just triggering, no filtering as far as i can see10:20
mjoldfielddmin7: Yes, I think you're right.10:52
*** quigonjinn has quit IRC11:36
*** m_t has joined #yosys11:36
*** eduardo__ has joined #yosys12:43
*** eduardo_ has quit IRC12:47
*** proteus-guy has joined #yosys13:03
*** promach__ has joined #yosys13:58
*** promach__ is now known as promach214:41
*** janrinze has quit IRC15:06
*** janrinze has joined #yosys15:23
*** m_t has quit IRC15:29
*** AlexDaniel has quit IRC15:44
*** AlexDaniel has joined #yosys15:44
*** emeb_mac has joined #yosys15:51
*** promach has quit IRC17:08
*** jonsmith has joined #yosys17:54
jonsmithanyone around?17:54
*** leviathan has quit IRC18:15
*** promach2 has quit IRC18:15
*** X-Scale has quit IRC18:26
*** [X-Scale] has joined #yosys18:28
*** jonsmith has quit IRC18:41
*** m_t has joined #yosys18:42
*** dys has quit IRC18:51
*** jwhitmore has joined #yosys19:11
*** emeb_mac has quit IRC19:24
*** ravenexp has quit IRC19:27
*** ravenexp has joined #yosys20:04
*** m_t has quit IRC20:35
*** xerpi has joined #yosys20:37
*** xerpi has joined #yosys20:39
*** pthomas has quit IRC20:43
*** dys has joined #yosys20:44
*** emeb_mac has joined #yosys21:09
*** janrinze has quit IRC21:20
*** gnufan has quit IRC21:21
*** gnufan has joined #yosys21:30
*** janrinze has joined #yosys21:40
*** [X-Scale] is now known as X-Scale22:14
*** xerpi has quit IRC22:33
*** dmin7 has quit IRC22:51
*** danieljabailey has quit IRC23:04
*** danieljabailey has joined #yosys23:04

Generated by 2.13.1 by Marius Gedminas - find it at!