Wednesday, 2018-03-21

*** tpb has joined #vtr-dev00:00
*** digshadow has quit IRC03:23
*** digshadow has joined #vtr-dev03:42
*** digshadow has quit IRC15:29
mithrokem_: any ideas what is causing that issue?15:51
mithroI didn't really get a chance to dig into it yesterday, but I'm hoping I'll get some time today15:52
mithrokem_: the architecture seems so simple that it's hard for me to understand why it doesn't work15:55
mithrokem_: my gut feeling is that it has something to do with .input / .output15:57
mithroAs the original bug I was trying to track down was why I'm ending up with a rr_graph node with no edges  in the IO blocks15:58
mithro(it seemed like it was putting all the edges on the following rr_node...)15:58
*** digshadow has joined #vtr-dev16:39
*** digshadow has quit IRC17:40
*** awygle has quit IRC17:41
*** awygle has joined #vtr-dev17:42
*** digshadow has joined #vtr-dev18:13
kem_mithro: I'm looking into it. I agree it may have to do with inputs/outputs blocks since they lack an input/output pin. However why it shows up in this case (and not in other architectures) is what I don't know yet.18:17

Generated by 2.13.1 by Marius Gedminas - find it at!