| *** tpb has joined #upy-fpga | 00:00 | |
| katharos | How do I multiplex a thing in migen? I need like... a clocked variable which switches between the 3 seven segment displays so I can show three different values | 06:42 | 
|---|---|---|
| mithro | katharos: So a multiplexer is basically an if/case statement | 07:19 | 
| katharos | ah right, I wasn't clear | 07:19 | 
| katharos | I want it to continuously switch between 3 options - it's the clock part that I'm stuck on | 07:19 | 
| katharos | I was going to use a 3 value array, but if-else would work too | 07:20 | 
| mithro | katharos: So, you want a counter which increases every clock cycle | 07:21 | 
| katharos | yep | 07:21 | 
| mithro | katharos: Then you use that as a value in your if/case statement | 07:22 | 
| katharos | yep... how do I create a counter that increases every clock cycle? | 07:22 | 
| mithro | So, there are two types of statements types in migen/litex | 07:23 | 
| mithro | "sync" and "comb" statements | 07:23 | 
| katharos | So I need a Signal which I hook up to a clock in the comb statements? | 07:24 | 
| katharos | oh right, I've been only work with the comb not the sync statements | 07:25 | 
| mithro | https://docs.google.com/presentation/d/1dnwTf-pOnXshMV1v-fxlpRy8g3MTQgsH3T7eJRU1AUo/pub?start=false&loop=false&delayms=3000&slide=id.g19a44ced84_0_767 | 07:25 | 
| tpb | Title: Using Python for creating hardware to record FOSS conferences! (LCA2017) - Google Slides (at docs.google.com) | 07:25 | 
| katharos | aaah cool | 07:25 | 
| katharos | So I need a value which increments by 1 every sync. Got it | 07:26 | 
| mithro | katharos: Yeah | 07:27 | 
| mithro | katharos: See the next slide | 07:28 | 
| katharos | I did :) | 07:28 | 
| katharos | Thanks! | 07:28 | 
| mithro | katharos: If you get stuck, upload your code and I'll look at it | 07:35 | 
| mithro | I will probably head to bed soonish | 07:41 | 
| katharos | All good, I have to go in 30min anyway | 07:41 | 
| *** FiveBroDeepBook has joined #upy-fpga | 10:10 | |
| *** FiveBroDeepBook has left #upy-fpga | 10:10 | |
| katharos | https://usercontent.irccloud-cdn.com/file/IfcTwj6S/IMG_20170212_235819.jpg | 13:08 | 
| katharos | Progress. | 13:09 | 
Generated by irclog2html.py 2.13.1 by Marius Gedminas - find it at mg.pov.lt!