Thursday, 2019-01-24

*** tpb has joined #timvideos00:00
*** rohitksingh_work has joined #timvideos03:39
*** cr1901_modern has quit IRC03:41
*** cr1901_modern has joined #timvideos03:41
*** Kripton has quit IRC04:26
*** Kripton has joined #timvideos04:32
*** CarlFK has quit IRC05:17
*** futarisIRCcloud has joined #timvideos06:38
*** synaption[m] has joined #timvideos07:09
synaption[m]hey I have a migen question07:15
synaption[m]I was trying to figure out if migen would be usable with qFlow for VLSI design, but It looks like migen code gets boiled down to FHDL witch seems to be different than verilog.  Is there a way to get verilog or VHDL from migen?07:19
synaption[m]nvm, I seem to have answered my own question07:42
synaption[m]Any FHDL module can be converted into synthesizable Verilog HDL. This is accomplished by using the convert function in the migen.fhdl.verilog module07:42
*** futarisIRCcloud has quit IRC08:48
*** ewen has joined #timvideos09:23
*** Kripton has quit IRC09:31
*** Kripton has joined #timvideos09:32
*** ewen has quit IRC09:50
*** m4ssi has joined #timvideos10:35
*** CarlFK has joined #timvideos11:31
*** ChanServ sets mode: +v CarlFK11:31
*** zivf has joined #timvideos11:50
*** rohitksingh_work has quit IRC12:01
*** zivf has quit IRC12:39
*** rohitksingh has joined #timvideos17:18
*** m4ssi has quit IRC17:26
*** rohitksingh has quit IRC17:54
*** CarlFK has quit IRC19:37
*** CarlFK has joined #timvideos19:53
*** ChanServ sets mode: +v CarlFK19:53

Generated by 2.13.1 by Marius Gedminas - find it at!