Friday, 2018-10-26

*** tpb has joined #timvideos00:00
*** tac-tics has quit IRC00:16
*** samsagaz has joined #timvideos01:13
*** sb0 has quit IRC03:39
*** rohitksingh_work has joined #timvideos03:57
*** rohitksingh_wor1 has joined #timvideos05:24
*** rohitksingh_work has quit IRC05:26
*** [d__d] has quit IRC05:55
*** springermac_ has joined #timvideos05:56
*** bunnie__ has joined #timvideos05:56
*** springermac has quit IRC06:01
*** lexano has quit IRC06:01
*** bunnie_ has quit IRC06:01
*** [d__d] has joined #timvideos06:02
*** lexano has joined #timvideos06:08
*** rohitksingh_wor1 has quit IRC06:23
*** rohitksingh_work has joined #timvideos06:25
*** rohitksingh has quit IRC07:33
*** rohitksingh has joined #timvideos07:47
*** futarisIRCcloud has quit IRC08:56
*** rohitksingh has quit IRC09:20
cr1901_modern_florent_: Strangely enough I'm not able to duplicate your vexriscv crash. Do you have a checked out copy of litex-buildenv so you could check something?09:44
cr1901_modernI _was_ able to get a crash, but not in the way you said it would happen09:45
cr1901_modern_florent_: After updating vexriscv-verilog to the tip of master in litex, litex to master, and litedram to master, in litex-buildenv, I don't see a problem.10:16
cr1901_modernThe SoC generated works fine10:16
cr1901_modern... ... ... okay, WHAT? _Now_ I can duplicate10:54
cr1901_modernString... arty doesn't have a self.flash_boot_address parameter12:32
cr1901_modernstrange*, not string bleh12:34
*** rohitksingh_work has quit IRC12:55
*** rohitksingh has joined #timvideos13:30
*** rohitksingh has quit IRC13:58
*** rohitksingh has joined #timvideos14:04
*** rohitksingh has quit IRC14:56
*** rohitksingh has joined #timvideos15:01
*** sb0 has joined #timvideos15:06
_florent_futaris[m]: we can use multiple porte with LiteETH, but we don't have support for link aggregation for now15:51
_florent_cr1901_modern: if you use latest litex/litedram, you won't have the issue since i reverted the vexriscv submodule15:52
_florent_cr1901_modern: you need to use latest vexriscv to have the issue15:52
*** rohitksingh has quit IRC17:25
*** TheAssassin has quit IRC17:28
*** TheAssassin has joined #timvideos17:34
CarlFKAvnet/Digilent Arty Evaluation Board ... BTN0: Print PWM value.18:17
tpbTitle: HowTo LCA2018 FPGA Miniconf · timvideos/litex-buildenv Wiki · GitHub (at
CarlFKI was expecting an hdmi2usb prompt - is there a thing I should look for other than "an error" ?18:18
CarlFKnm -      raise OSError("Unable to locate Vivado directory or settings.")18:18
*** CarlFK has left #timvideos19:24
*** CarlFK has joined #timvideos19:27
*** ChanServ sets mode: +v CarlFK19:27
*** springermac_ is now known as springermac19:58
*** sc00bz1 has joined #timvideos22:28
*** sc00bz has quit IRC22:32
mithronrossi: Were did you get up to with the issue around the proprietary FPGA toolchains like Vivado and ISE?22:44

Generated by 2.13.1 by Marius Gedminas - find it at!