Saturday, 2018-01-27

*** tpb has joined #timvideos00:00
_florent_cr1901_modern: from a system point on view, i don't see why you want to support multiblock and then use CSRs to fill your data00:01
_florent_cr1901_modern: in this case, i'm probably sure using CSRs you won't be able to saturate single block writes00:01
_florent_cr1901_modern: also the requirement is that you only send a write command when you know that you have at least 512 bytes in the buffer00:02
cr1901_modern_florent_: My main point is: how can a LiteX SoC keep the litesdcard core filled w/ data if LiteX SoCs don't have DMA?00:04
cr1901_modernPerhaps one could allocate a buffer larger than 512 bytes for wishbone storage that litesdcard core reads00:05
cr1901_modernBut I've never used the stream/source/sink interfaces; I don't know how to make it "look like" a FIFO on the SD card side, and a contiguous block of memory on the CPU side00:06
_florent_cr1901_modern: we have multiple dma modules, but it always depends what you want to do00:11
cr1901_modern_florent_: That's up to mithro, but seeing as he's not here >>00:12
cr1901_modern_florent_: I want a data buffer exposed in the CPU address space for reads and writes. On the SD card side, every time a read/write occurs >>00:13
cr1901_modernthe SD card starts reading/write from index 0 from that chunk of address space, like a FIFO00:13
_florent_cr1901_modern: then yes you can create a wishbone memory on the cpu side + some logic to read/write this memory on the sd card side00:14
cr1901_modernIs there a simple way to do this from LiteX, or do I have to create an FSM to- ohh, I see00:15
cr1901_modernIdk if that's what SoCs normally do, I'll spend some time reading an RPi manual or something tomorrow.00:15
cr1901_modernTo get an example of "prior art".00:15
*** rohitksingh-demo has joined #timvideos00:19
rohitksingh-demofelix_: where are you?00:20
*** rohitksingh-demo has quit IRC00:24
felix_rohitksingh-demo: i'm currently still at the hotel; will be ready in maybe 25 minutes00:34
felix_oh, he already left the channel :/00:34
xfxffelix_: when are you leaving? tomorrow or Monday?00:46
xfxfneed an urgent response00:49
*** Peetz1r is now known as Peetz0r00:57
*** CarlFK has quit IRC01:04
felix_i'm leaving on monday01:09
felix_xfxf: ^01:09
xfxfright, thx01:09
felix_CarlFK[m], rohitksingh-demo: where are you now? i'm waiting in the hotel near the entrance01:22
*** rohitksingh has joined #timvideos01:24
felix_rohitksingh: where are you?01:24
rohitksinghfelix_: in my room. 4201:26
rohitksinghHaving breakfast01:27
felix_ah. i'm currently sitting near the breakfast aera of the hotel and waiting for you to grab some coffee01:28
rohitksinghfelix_:  oh. You can have some breakfast. I’m currently working on mine :p01:28
rohitksinghTrains leave every hour at 21 minutes past the hour01:29
rohitksinghNext one is at 1:21 as per G Maps01:29
*** sb0 has quit IRC02:30
*** sb0 has joined #timvideos03:25
*** sb0 has quit IRC03:29
*** rohitksingh has quit IRC03:42
*** CarlFK has joined #timvideos05:12
*** ChanServ sets mode: +v CarlFK05:12
*** TheShaun has joined #timvideos05:40
*** ducky[m] has joined #timvideos05:43
ducky[m]Hello :)05:45
*** shenki has joined #timvideos06:02
*** ChanServ sets mode: +v shenki06:02
tpbTitle: veyepar: Aussie Add-ons: Liberating Australian catch-up TV with Open Source (at
*** rohitksingh has joined #timvideos07:13
*** futarisIRCcloud has joined #timvideos09:45
tpbTitle: RoadTest the Arty S7 (at
*** rohitksingh has quit IRC09:53
*** CarlFK has quit IRC10:50
* thaytan is home in wodonga12:10
*** sb0 has joined #timvideos12:12
*** rohitksingh-demo has joined #timvideos13:14
*** rohitksingh-demo has quit IRC13:27
*** futarisIRCcloud has quit IRC13:44
*** samsagaz_ has quit IRC14:52
*** CarlFK has joined #timvideos19:49
*** ChanServ sets mode: +v CarlFK19:49
*** Thaelim has joined #timvideos19:51
*** CarlFK has quit IRC20:54

Generated by 2.13.1 by Marius Gedminas - find it at!