Friday, 2016-07-15

*** tpb has joined #timvideos00:00
*** aom has quit IRC00:22
*** [d__d] has quit IRC02:22
*** [d__d] has joined #timvideos02:28
*** [d__d] has quit IRC02:48
*** Bertl is now known as Bertl_zZ03:18
*** panther has joined #timvideos03:24
*** panther is now known as sab_12303:24
*** [d__d] has joined #timvideos03:30
*** sb0 has quit IRC03:52
*** rohitksingh_work has joined #timvideos04:16
*** panther_ has joined #timvideos04:17
*** sab_123 has quit IRC04:17
*** sb0 has joined #timvideos04:30
*** ssk1328 has joined #timvideos04:50
ssk1328mithro: ping?05:03
mithrossk1328: pong05:04
ssk1328mithro: I updated the weekly report for this week05:04
mithrossk1328: I'm not sure I have time for the face-to-face, shall we do it via IRC?05:05
ssk1328mithro: No problem05:05
mithrossk1328: where are we at?05:05
ssk1328mithro: I had updated most of the float16 related work in two of the pull requests05:06
ssk1328mithro: In the float conversion thing, I have added the lookup table implementation for int8 to float16 conversion.05:07
ssk1328mithro: In the float arithmetic I have added the float add module, tested to work in migen simulation environment.05:08
mithrossk1328: okay, and where is the CSR stuff?05:08
ssk1328mithro: Didn't get time to move forward with that05:09
ssk1328mithro: But I have a vague idea why that didn't work which I will test today05:10
mithrossk1328: okay05:14
ssk1328mithro: There are also some other errors that I am facing while porting to litex environment05:15
ssk1328Which I had mentioned in my pull request comments05:15
mithrossk1328: what are they?05:15
ssk1328mithro: I get this when I port the float arith migen code to litex05:17
tpbTitle: Ubuntu Pastebin (at
ssk1328From my understanding, somewhere in the streamer something  is not defined as a Signal object, which is causing this error.05:17
shenkimithro: good afternoon05:50
*** sb0 has quit IRC06:16
*** danielki has quit IRC06:53
*** sb0 has joined #timvideos07:26
*** ssk1328 has quit IRC08:05
*** Bertl_zZ is now known as Bertl09:51
*** ssk1328 has joined #timvideos09:55
cr1901_modernmithro: This is a stupid question, but does HDMI guarantee that the RGB signals will be stable a certain amount of time before the pixel clock's leading edge?11:20
*** panther_ is now known as sab_12311:22
cr1901_modernI've just been thinking: No matter how hard we try, the 10x's pixel clock and the 1x's clock are never going to be COMPLETELY in phase with each other. Suppose the 10x's clock transitions a tiny amount (a few ps) before the 1x's clock. Won't there be a setup-time violation for shifting into the 1x's clock domain (b/c the 10x's clock clocked a new shift register output too early and 1x's hasn't latched the value yet)?11:28
cr1901_modernI've noticed in, we use a 2x's clock to clock in each half of the data... so maybe that's part of the solution?11:29
*** ssk1328 has quit IRC12:35
*** rohitksingh_work has quit IRC13:20
*** danielki has joined #timvideos13:56
*** nueces has joined #timvideos15:05
*** Bertl is now known as Bertl_oO15:16
*** sab_123 has quit IRC16:26
*** sb0 has quit IRC16:30
*** nueces has quit IRC16:44
*** nueces has joined #timvideos17:29
*** nueces has quit IRC17:41
*** CarlFK has joined #timvideos18:19
*** ChanServ sets mode: +v CarlFK18:19
*** Bertl_oO is now known as Bertl_zZ21:06
*** danielki has quit IRC23:02

Generated by 2.13.1 by Marius Gedminas - find it at!