Tuesday, 2014-07-29

*** tpb has joined #timvideos00:00
*** Niharika has joined #timvideos02:54
mithrorohitksingh1: ping?02:55
mithroJoelw: ping?02:55
Joelwmithro: Hi!02:56
mithroJoelw: I was wondering if ChipScope could help with my RX issue02:56
rohitksingh1mithro: Hi!02:56
mithroJoelw: I'm trying to debug why my computer doesn't see the RX port and should probably start with why it's not seeing the EDID information02:56
*** Niharika has quit IRC02:56
mithrorohitksingh1: we ready to send of to production?02:56
mithrorohitksingh1: what do you need me to review?02:56
*** Niharika has joined #timvideos02:56
mithrorohitksingh1: I also wanted to talk to you about I2C02:58
rohitksingh1mithro: around 30% impedance matching is left. Please review the current board. Was unwell for 2 days. Made up the lost time in last 24 hours02:58
mithrorohitksingh1: okay02:58
*** rohitksingh1 is now known as rohitksingh02:58
rohitksinghmithro: what did you want to talk about I2C?02:59
mithrorohitksingh: lets wait until after you've finished the PCB :)03:00
Joelwmithro: It can help! Just attach ChipScope to the EDID lines and capture a few thousand samples as soon as you see some activity?03:00
mithrorohitksingh: don't want to distract you03:00
mithroJoelw: "attach ChipScope" means the wires from the programmer or is that something in the FPGA?03:01
JoelwOh! Haven't used it before?03:01
JoelwThe easiest way is to use the ChipScope Core Inserter03:01
JoelwIt lets you define a number of debug buses (each with independent clock and width)03:02
JoelwYou select e.g. one bus, two bits wide - clock and data03:02
rohitksinghmithro: okay. Please review the current design. It has become pretty *dense* due to length matching. I hope it doesn't result in load capacitances greater than specified in datasheet03:02
JoelwThen attach that to your EDID clock and data lines by finding and selecting nets03:02
mithroJoelw: yes, never used ChipScope before03:02
JoelwThen it whirs away and you build your design, which takes 10 times longer than normal, and then ChipScope Pro will attach to the core over JTAG03:02
JoelwRequires the Digilent plugin or a proper Platform Cable USB - it won't work if you're using libfpgalink03:03
mithroJoelw: yes, got the fake Platform Cable USB from ebay03:03
mithromparuszewski: ping?03:04
mithrowow, the github issue interface has changed03:07
Joelwmithro: Excellent! Yeah, try the inserter thing. You may have to use ISE for that. There are two ways you can use CSP - either as a thing that generates cores that you can instantiate in HDL and hook signals up to, or as a special inserter thing that you pick signals from the GUI and it magically inserts it during the build03:07
*** tvCommitBot has joined #timvideos03:20
tvCommitBot[HDMI2USB] mithro opened pull request #73: Adding `infrastructure` label to CONTRIBUTING document. (master...doc-add) http://git.io/szN0Lg03:20
*** tvCommitBot has left #timvideos03:20
mithroJoelw: okay03:32
mparuszewskimithro: pong :)03:37
mithromparuszewski: how's it going?03:38
mithromparuszewski: a) deployment! :P   b) wanted to chat more about the issues stuff    c) we never got to c in our last chat and should do it03:38
mparuszewskiI just woke up, but I am feeling good. How are you? :)03:43
mparuszewskiAbout the deployment, could you fork prose editor to timvideos github? I will deploy everything.03:45
shenkimithro: nice work on the travis03:46
shenkimithro: you ended up working out how to encode the key i see03:46
mparuszewskiI deployed gatekeeper, and I need only prose editor to make it working. :) Then I will update config files and deploy getting started. :)03:47
mithroshenki: yes - but I found this nifty thing that lets you set environment variables on a travis repo via the travis command rather than the .travis.yml file03:47
mithroshenki: which means we don't need to pollute .travis.yml file with secure environment variables for each user03:48
mithroshenki: turns out the ssh-key stuff only works on travis-pro03:48
shenkimithro: i see03:49
mparuszewskiYes, after creating Travis key we need to update Travis.yml file, commit to master and turn Travis on and that's it, everything should work now :)03:50
mparuszewskiI can deploy the site, and update our deployment process file if I forgot about something03:52
mithromparuszewski: can you link me to the deploy instructions again?03:53
tpbTitle: TimVideos Getting Started Deployment - Google Docs (at docs.google.com)03:54
mithrorohitksingh: it might be okay to just length match each "byte" of the system, then everything03:55
mparuszewskiI can say something about the c) part. I created application called feedbook, it works like a supybot bot, but feedbook can notify about updates not only on IRC, but also on twitter, Facebook, via mail, and it is easy to extend if you want to have your own notifier. I wanted to create application with ability to extend just like plugins in Jekyll. :)03:57
mparuszewskiAfter I do my last changes and fixes to feedbook, I will write whole documentation, how to run, how to configure, etc.03:58
mithromparuszewski: yeah, that all sounds great and exactly what I wanted you to do :)03:59
mithromparuszewski: I wanted to more talk about how it works03:59
mparuszewskiI have small things to do: offline mode and of course google plus integration. :)03:59
mithromparuszewski: and what features we want it to support for a "1.0" release03:59
mithroshenki: any idea of a way to automate the Xilinx tools install?04:01
mparuszewskiThe 1.0 release should be definitely stable, so what we need is more tests, then we need to have a stable API for notifiers04:01
mithromparuszewski: 1.0 should be a "minimal this works for our use case but still kind of buggy" :)04:02
mparuszewskiYes, I know :) and what are you expecting from that application? Do you want to have some special features? :)04:03
rohitksinghmithro: All tracks length-matched! *finally* The target of 10mm was met. Except for 2 signals which are within 10mm all other signals are within 5mm, with most of them within 3mm. I've just pushed complete files. Kindly review them. Also gerber here: http://gerblook.org/pcb/3XmFG2RUHVTZepoifZbztj04:09
tpbTitle: GerbLook (at gerblook.org)04:09
mithromparuszewski: well, I'm not sure04:09
mithrorohitksingh: so, the hackvana guys mentioned that you might want to use bigger via's04:10
rohitksinghmithro: btw how do i fix that soldermask issue? the drill (from above gerber) looks fine to me04:10
mithrorohitksingh: look at the top soldermask -> http://gerblook.org/pcb/3XmFG2RUHVTZepoifZbztj#top-soldermask04:11
tpbTitle: GerbLook (at gerblook.org)04:11
mithrorohitksingh: there should be holes where the VGA connectors are04:11
mithrorohitksingh: I think it's probably in your VGA module?04:12
rohitksinghmithro: actually, all the dimensions I'm using is from the rev01 board. So, probably they should work fine.04:12
rohitksinghmithro: yeah. I think the probably is with the VGA footprint module04:12
mithrorohitksingh: okay, can you get the #hackvana people to review04:13
mithrorohitksingh: and then do a bit of research and find out if there is anyone in india who does rush 2-3 day orders for PCB04:13
mparuszewskiAnd about b) I have checked many github issues applications, unfortunately there is no open source application for that, I can't improve existing solution to suits our needs. But I was testing waffle and it has ability to have issues from many repositories on one kanban table. :)04:13
mithromparuszewski: interesting - I kind of despise their "waffle" / table interface04:14
mithromparuszewski: can you make writing up some design documentation on feedbook ASAP? I want to understand how it works and if there is something to the internals that might need to be changed04:15
mparuszewskiOk, I will prepare today some diagrams and I will write something about it. :604:15
*** Niharika has quit IRC04:20
mparuszewskiOk, so I will work on design documentation for feedbook and to make it stable and fully working. :) and I will deploy prose to GitHub pages and we will be able to deploy getting started page and then we will think about integration with planet. :)04:21
mithromparuszewski: added a couple of questions to the deploy document04:24
mparuszewskiI see, I will answer them today and update the document with links. :)04:24
mithrorohitksingh: I do think they are right about using bigger via's it'll make the board easier to make04:28
mithromparuszewski: great04:28
rohitksinghmithro: PCB situation is really depressing for DIYers in India :/ Most of the local flatly refuse any prototype esp. from students. There is one which i used 2 years back. They have 15 days turnaround and 8 mils limit. The best I found in India is http://pcbpower.com/ . Have 3 working days turnaround time (at extra cost) http://awesomescreenshot.com/04738434be Technical capabiities http://pcbpower.com/technical-capabilities04:32
rohitksinghmithro: Did they tell any good(i mean standard) size for vias?04:32
tpbTitle: PCB Power :: Place order | Awesome Screenshot (at awesomescreenshot.com)04:32
mithrorohitksingh: Don't tell them your a student - or I'm happy to call / talk to them04:32
mithrorohitksingh: maybe something like http://www.pcbpower.com/power-express ?04:35
rohitksinghmithro: even then they have 15 days turnaround time! I think best would be either PCBPower or hackvana itself.04:36
rohitksinghmithro: Yeah, the screenshot i showed you is for PowerExpress itself. 3 days turnaround. Normal is 5 days.04:36
mithrorohitksingh: wow, that is much cheaper then I expected04:37
mithrorohitksingh: does pcbpower specs meet your needs?04:37
rohitksinghmithro: from the link I gave u it seems so. Our design uses 4.92mils track and 0.3mm via drill. For standard they support 5mils, 0.25mm plated hole size (don't know whether its drill or via dia)  and for Prototype they support 4mils tracks and 0.2mm plated hole size04:43
rohitksinghif the PowerExpress uses prototype specs then most probably our board is supported04:44
mithrorohitksingh: okay, lets see how fast we can get them from hackvana04:45
*** tija has joined #timvideos04:48
mithrorohitksingh: can you call pcbpower and find out if they do the prototype specs for express orders?04:48
mithrorohitksingh: I'd like to get these boards out to production today if possible04:49
mithro"For Orders placed before 9 am, day of the order entered will be counted in delivery days. For orders placed after 9 am, the day of order will not be counted."04:49
rohitksinghmithro: Today is Gazetted Holiday here due to Islamic festival of Eid. So, they will be shut today. Can try tomorrow04:50
mithrorohitksingh: damn, okay04:50
mithrorohitksingh: please do talk to hackvana ASAP04:50
mithro(IE right now would be good :)04:50
rohitksinghmithro: okay. btw i can't seem to fix that soldermask. I've edited the module even then it shows up :/04:52
mithrorohitksingh: people on #kicad and #hackvana might be able to help04:53
*** Niharika has joined #timvideos04:56
rohitksinghmithro: Never mind! Fixed it! http://gerblook.org/pcb/XjthK9tt7D8suc8GHbhqw804:57
tpbTitle: GerbLook (at gerblook.org)04:57
rohitksinghmithro: what shall I talk to hackvana about? reviewing PCB? or anything else too?05:05
mithrorohitksingh: ask him how fast he could turn around the PCB?05:05
mithrorohitksingh: tell him your my student05:05
rohitksinghmithro: okay!05:05
mithrorohitksingh: make sure you've read his FAQ05:06
*** rohitksingh1 has joined #timvideos05:09
mithrorohitksingh1: are there any items still left in the issue tracker you haven't closed?05:09
*** rohitksingh has quit IRC05:09
*** rohitksingh1 is now known as rohitksingh05:09
*** Niharika has quit IRC05:10
rohitksinghmithro: 5 bugs. 1 related to silkscreen05:10
rohitksinghShould i close that one?05:10
tpbTitle: Issues · rohit91/HDMI2USB-vmodvga · GitHub (at github.com)05:10
rohitksinghmithro: Issue #8 was fixed quite a while back. Same with Issues #15 and #13. Should I just close them directly?05:18
mithrorohitksingh: yes05:18
rohitksinghokay, great05:19
*** tpb has joined #timvideos05:32
*** mparuszewski has quit IRC06:00
*** CARAM_ has quit IRC06:00
rohitksinghmithro: you are needed on hackvana channel06:01
*** rohitksingh has quit IRC06:05
*** CARAM_ has joined #timvideos06:05
*** rohitksingh has joined #timvideos06:07
*** mparuszewski has joined #timvideos06:11
*** mparuszewski has quit IRC06:22
*** CARAM_ has quit IRC06:26
*** mparuszewski has joined #timvideos06:27
*** CARAM_ has joined #timvideos06:31
mithrorohitksingh: lets skip our 1:1 today and just concentrate on getting hackvana the design06:43
mithroJoelw: just starting to get going with the ChipScope now, I loaded the project in ISE and then double clicked the "Analyze the design with ChipScope" - now waiting for it to do stuff06:45
rohitksinghmithro: Okay. You just caught the words from my mouth! :) I was going to request relaxation on Weekly Report, as I haven't got time to write it yet. Will share it later today!06:45
mithrorohitksingh: your weelky report can be "I sent the board to Hackvana for production" :)06:45
JoelwExcellent! :)06:47
rohitksinghmithro: Great! :)06:47
mithroJoelw: but now my design fails the map phase, trying to figure out why06:48
JoelwIf you have a big design and you try to add a CSP core with 128K sample depth, it won't be able to fit it all06:53
JoelwIt can get upset if the signals in a probe are in different clock domains too, though I don't recall if that causes a map failure06:53
JoelwOh, this book just came out: http://www.amazon.com/The-Zynq-Book-Processing-Programmable/dp/099297870X/ref=sr_1_1?ie=UTF8&qid=1406616860&sr=8-1&keywords=the+zynq+book06:54
JoelwSurprisingly affordable for an FPGA book!06:54
JoelwThe only problem is that shipping is $10 and if I spend $5 more, I get free shipping. However I can't find anything for $5 that I want that isn't a Kindle book06:57
mithroJoelw: I just double clicked the button07:00
rohitksinghJoelw: Did you see this book. Released just few days back. Free Ebook. http://forums.xilinx.com/t5/Xcell-Daily-Blog/The-Zynq-Book-Free-PDF-or-27-paper-version-Your-choice-Get-them/ba-p/49560007:01
tpbTitle: The Zynq Book: Free PDF or $27 paper version. Your... - Xilinx User Community Forums (at forums.xilinx.com)07:01
Joelwrohitksingh: Cool thanks - I'll just download it and save $30! :)07:02
rohitksinghJoelw: Welcome! :)07:07
*** tija has quit IRC07:27
rohitksinghmithro: How can i contact you then, if some need arises?08:05
rohitksinghmithro: you mean after reaching home, you'll again be accessible on laptop?08:06
mithrorohitksingh: see private messages08:11
rohitksinghmithro: Got it!08:12
mithroTry all three :)08:15
*** mparuszewski has quit IRC08:22
*** tija has joined #timvideos08:40
rohitksinghmithro: pushed the latest commit. Changed vias spec to 0.6mm dia, 0.3mm drill. Also fixed capacitor silkscreen and width of power supply pins going into IC.08:45
rohitksinghmithro: http://gerblook.org/pcb/43uf8aQpNunR4iV6mEkpvV08:45
tpbTitle: GerbLook (at gerblook.org)08:45
*** slomo has joined #timvideos08:48
mithroJoelw: there appears to be some issues with io levels08:49
mithrowill look at further later08:50
rohitksinghmithro: please have a look at this http://gerblook.org/pcb/aeBadGHdkgXt3yi92bWdgT#front09:10
tpbTitle: GerbLook (at gerblook.org)09:10
rohitksinghwith top copper pour and all other suggestions09:10
rohitksinghmithro: hackvana says "You'll want to be sending me your design pretty soon."09:11
mithrorohitksingh: yeap09:12
rohitksinghmithro: shall I send him the designs through mail?09:33
*** slomo has quit IRC09:55
rohitksinghmithro: "git push --tags" says "Everything up-to-date". yet "git describe" says "TwoVGAConn-56-g80a15f4"...Is this because I'm using gsoc branch not master branch?10:18
mithrorohitksingh: what does that git-describe command I sent you say?10:18
mithrorohitksingh - turns out that shenki has a BeagleBone not a BeagleBoneBlack - Can we still use it to test your board?10:19
rohitksingh"git describe" says "TwoVGAConn-56-g80a15f4 "whereas "git describe --tags --dirty --long" gives correct output "rev02_lengthMatched_w/o_topCopperPour-4-g80a15f4"10:19
mithrorohitksingh: how did you end up with the name vgaExp_v02_g50467ca.zip ?10:21
*** tija has quit IRC10:22
rohitksinghmithro: yeah. you can still use it. If you require convenience rather than detailed debug output from python script running on BeagleBone, then I'll fix the I2C within few days.10:22
rohitksinghmithro: ah. I just used the last code. <Filled with shame> :P10:22
rohitksinghmithro: that last code was before I pushed again.10:23
mithrorohitksingh: ahh, you should tag that commit with "v02" I think10:24
rohitksinghokay...tagging it now.10:24
rohitksinghmithro: done and pushed the tag https://github.com/rohit91/HDMI2USB-vmodvga/releases/tag/v0210:26
tpbTitle: Release v02 · rohit91/HDMI2USB-vmodvga · GitHub (at github.com)10:26
mithrorohitksingh: I think we probably should clean up your tags shortly10:26
rohitksinghmithro: yeah. those were temporary ones10:27
*** Palash has joined #timvideos11:12
*** tija has joined #timvideos11:25
tijashenki: https://github.com/ajitmathew/HDMI2USB/commits/ajit-debug-v311:36
tpbTitle: Commits · ajitmathew/HDMI2USB · GitHub (at github.com)11:36
*** rohitksingh1 has joined #timvideos12:09
*** rohitksingh has quit IRC12:11
*** slomo has joined #timvideos12:12
*** slomo has joined #timvideos12:12
*** slomo has quit IRC12:26
*** thaytan_ is now known as thaytan12:44
*** ChanServ sets mode: +v thaytan12:44
*** rohitksingh1 has left #timvideos12:46
*** rohitksingh1 has quit IRC12:47
shenkitija: looks good13:07
shenkitija: i made some comments13:08
shenkitija: watching hockey?13:25
shenkitija: 2-0 already :D13:26
*** Palash has quit IRC13:35
*** Niharika has joined #timvideos14:01
*** CarlFK has joined #timvideos14:23
*** ChanServ sets mode: +v CarlFK14:23
*** tija has quit IRC14:48
*** tvCommitBot has joined #timvideos14:49
tvCommitBot[HDMI2USB] shenki closed pull request #49: Initial debug module for HDMI2USB firmware (master...debug) http://git.io/iWWCxA14:49
*** tvCommitBot has left #timvideos14:49
*** tvCommitBot has joined #timvideos14:51
tvCommitBot[HDMI2USB] shenki closed pull request #70: Adding script to flash firmware using flcli/fx2loader. (master...flash) http://git.io/wXVa3w14:51
*** tvCommitBot has left #timvideos14:51
*** tvCommitBot has joined #timvideos14:51
tvCommitBot[HDMI2USB] shenki closed pull request #71: Adding Travis-CI building. (master...shenki-travis-test) http://git.io/jzQpJg14:51
*** tvCommitBot has left #timvideos14:51
*** tvCommitBot has joined #timvideos14:52
tvCommitBot[HDMI2USB] shenki closed pull request #73: Adding `infrastructure` label to CONTRIBUTING document. (master...doc-add) http://git.io/szN0Lg14:52
*** tvCommitBot has left #timvideos14:52
*** tija has joined #timvideos15:13
skaymithro: hi, for the bugtracker, are you going to set up an ec2 server for Niharika to use so that she can deploy the app?15:51
skaymithro: I have a fabfile that we can use to deploy things, and for that she needs an account with sudo15:52
mithroskay: I should be asleep, but we can do that15:52
skaymithro: oh! go to sleep. for the moment I have the fabfile working against a vagrant box15:52
mithroskay: would it make sense to just deploy it on the same server the main website?15:52
skaymithro: I'm not experienced with deploying multiple apps to one server... I might need help with the nginx conf15:54
mithroskay: where is the code?15:55
skay(or apache, if you are using apache. I'd need more help with that)15:55
skaymithro: in my fork, https://github.com/codersquid/bugtracker in a branch called fabric_example15:56
tpbTitle: codersquid/bugtracker · GitHub (at github.com)15:56
skayand keep in mind that I'm not that experienced in ops stuff, so it's sloppy15:56
skayand still in progress. I've only used fabric for some months now and never really got good at it15:57
skayhaven't needed to15:57
skayif you have suggestions for making it better that would be great15:57
skayyou could leave comments in my PR https://github.com/Niharika29/bugtracker/pull/815:58
tpbTitle: Fabric code for deploying the site to a vagrant box by codersquid · Pull Request #8 · Niharika29/bugtracker · GitHub (at github.com)15:58
*** slomo has joined #timvideos16:01
*** slomo has joined #timvideos16:01
*** slomo has quit IRC16:04
skayNiharika: I forgot to add the fabric and fabtools dependencies to the requirements file for vagrant, so things will fail when you try to use the `fab` command. I apologize!16:12
Niharikaskay: It´s okay. I´m poking around.16:13
skayand I'm not actually certain where the best place for those two is. maybe they should be somewhere else16:13
skayI added some comments to the PR for it16:13
*** mparuszewski has joined #timvideos16:21
*** Niharika has left #timvideos17:27
*** Palash has joined #timvideos17:40
*** CarlFK has quit IRC17:47
*** CarlFK has joined #timvideos17:47
*** ChanServ sets mode: +v CarlFK17:47
*** mparuszewski has quit IRC18:32
*** mparuszewski has joined #timvideos19:00
*** Palash has quit IRC19:48
*** tija has quit IRC20:05
*** CarlFK has quit IRC20:08
*** CarlFK has joined #timvideos21:06
*** ChanServ sets mode: +v CarlFK21:06
*** tija has joined #timvideos22:16
tijashenki: https://github.com/ajitmathew/HDMI2USB/commit/e96fb590dd78bc23c80d373d0845f45856d9959222:16
tpbTitle: Memory Read and Write Pipeline · e96fb59 · ajitmathew/HDMI2USB · GitHub (at github.com)22:16
*** tija has quit IRC22:16
Joelwmithro: I/O levels with CSP?23:21

Generated by irclog2html.py 2.12.1 by Marius Gedminas - find it at mg.pov.lt!