Monday, 2018-07-09

*** tpb has joined #photonsdi00:00
*** Bertl_oO is now known as Bertl_zZ05:14
*** se6astian|away is now known as se6astian06:47
*** se6astian is now known as se6astian|away09:17
*** se6astian|away is now known as se6astian10:15
*** Bertl_zZ is now known as Bertl11:37
*** RexOrCine|away is now known as RexOrCine13:08
*** se6astian is now known as se6astian|away13:18
*** se6astian|away is now known as se6astian13:48
felix_adding the oscillator on the second gtp reference clock input isn't as easy as i thought it would be; on the board the oscillator is somehow bigger than i expected. so should i just drop this fallback plan?13:57
se6astianwhat are the implications?14:35
felix_the risk is that the pll in the gtp quad might loose lock when syncronizing to an incoming sdi signal. the risk sin't that high, since the output of the si5342 is glitchless and the pll bandwidth configurable, but there ist still a bit of risk left14:38
felix_current screenshot of the pcb design https://i.imgur.com/rSXOFr9.jpg14:51
*** Bertl is now known as Bertl_oO14:58
felix_the nextera 12g sdi fmc board seems to only have the ti equivalent of the si5342 and no additional crystal oscillators for the gtp reference clock15:14
felix_http://www.nexteravideo.com/sites/default/files/Nextera%20Video,%20VIDIO-12G-X.pdf15:15
se6astiansounds like a potential problem thats not really a big issue and we can savely ignore (oscillator)16:04
*** se6astian is now known as se6astian|away16:04
*** RexOrCine is now known as RexOrCine|away16:08
felix_ok16:32
*** Bertl_oO is now known as Bertl16:54
Bertlbtw, can you upload a gerber set for the current status to inspect individual layers?16:58
Kjetilwouldn't it be better to inspect it in the CAD program. Inspecting PCBs are kind of hard without track highlighting17:03
Bertlwell, I could do my own gerbers from the files, but for some aspects the gerbers are enough and I'm busy with other stuff, that's why I ask17:05
*** se6astian|away is now known as se6astian17:12
felix_ok, i'll export gerber files when i'm done with the rest of the routing and footprint optimization17:45
Bertlappreciated! tx!17:46
felix_haven't routed the ldos on the gtp rails, because the footprint seems to be a bit weird; apart from that it's mainly getting the 3.3v to the sdi output chips, the sync separator and the clocking chip and routing the 75 ohm sdi lines17:48
felix_i'll also have another look at the ground pad of footprint of the stepdown regulator mudules and the footprints of the crystal (oscillator), but then it should be done17:49
*** se6astian is now known as se6astian|away21:47

Generated by irclog2html.py 2.13.1 by Marius Gedminas - find it at mg.pov.lt!