| *** tpb has joined #photonsdi | 00:00 | |
| *** futarisIRCcloud has joined #photonsdi | 04:50 | |
| *** futarisIRCcloud has quit IRC | 06:59 | |
| *** se6astian|away is now known as se6astian | 07:10 | |
| felix_ | Bertl_zZ: ist es eigentlich beabsichtigt, dass der vccio-pin vom pcie-style connector im gegensatz zu den anderen versorgungsspannungspins nicht gekuerzt ist? | 13:57 |
|---|---|---|
| felix_ | oh, that wasn't english. i asked why the vccio pin isn't as short as the other vcc pins | 13:58 |
| *** Bertl_zZ is now known as Bertl | 14:00 | |
| Bertl | the fingers on the PCIe connector follow the 'usual' PCIe design for hotplug | 14:02 |
| Bertl | VCCIO is normally not powered during hotplug, so it's not a problem | 14:02 |
| felix_ | ah, ok; with vccio not being powered that makes sense | 14:03 |
| *** RexOrCine|away is now known as RexOrCine | 14:42 | |
| *** se6astian is now known as se6astian|away | 15:26 | |
| felix_ | now with the final outline and better edge connectors i.imgur.com/brCLYae.png | 17:11 |
| felix_ | the board is now 62.6mm long | 17:12 |
| felix_ | definitely won't get smaller; maybe 4mm bigger, but i'd say that everything will fit | 17:12 |
| felix_ | (that size is including the pcie-style connector) | 17:15 |
| Kjetil | btw. There is some layout recommendations for the xtal in the SI5342 reference manual (chap. 12) | 17:22 |
| felix_ | yep, have seen that, but haven't created the xtal package yet | 17:23 |
| felix_ | only thing i really dislike about working on pcb layouts is having to create the footprints i want to use, but usually i have to create footprints for stuff, because the not completely trivial ones from the library are often rather bad | 17:28 |
| Kjetil | Last time I was playing around with a layout I got the footprints from digikey. (Ultralibrarian) To bad some of the symbols sucked | 17:29 |
| Bertl | Ultralibrarian is a plague | 17:32 |
| Bertl | most of the (now) metric footprints end up aligned to an imperial grid | 17:32 |
| Bertl | which causes a lot of fun when routing them later ... | 17:33 |
| Kjetil | ugh | 17:34 |
| felix_ | the fpga symbols of the fpga could also be improved a bit (split into single io banks and not 2 io banks per symbol), but those were ok-ish; the footprints however weren't. i mean it's a really bad idea to have a qfn with non-segmented ground pad that is about 5x5mm big | 17:34 |
| *** se6astian|away is now known as se6astian | 17:38 | |
| *** se6astian is now known as se6astian|away | 21:18 | |
| *** RexOrCine is now known as RexOrCine|away | 21:52 | |
| felix_ | i.imgur.com/YrVnjTH.png enough for today :) | 22:44 |
| Bertl | nice | 22:46 |
| *** Bertl is now known as Bertl_zZ | 23:36 | |
Generated by irclog2html.py 2.13.1 by Marius Gedminas - find it at mg.pov.lt!