Monday, 2018-06-04

*** tpb has joined #photonsdi00:00
*** Bertl_oO is now known as Bertl_zZ01:38
*** futarisIRCcloud has joined #photonsdi03:51
*** futarisIRCcloud has quit IRC06:41
*** se6astian|away is now known as se6astian06:56
*** se6astian is now known as se6astian|away07:12
*** RexOrCine|away is now known as RexOrCine07:47
*** Bertl_zZ is now known as Bertl08:06
*** se6astian|away is now known as se6astian09:09
se6astianhi felix_, any news from the last week?10:03
felix_not much; had to take care of some other things and caught a cold; planned to work the weekend on it, but felt too sick :/10:53
se6astian:(10:59
se6astianI was hoping we would have pcbs sent off for production some time ago already....10:59
se6astianhow is the plan for this week then?11:00
felix_yeah, i also wanted to have the pcb done :/ i'm in the office again on friday11:02
se6astianwhat are the remaining steps?11:07
felix_i need to figure out what to use for clocking the transceivers, create some missing footprints and do most of the routing11:16
se6astianright, fingers crossed for friday!11:19
felix_maybe i'll have some time to do some reseach regarding the clocking before that; except the exact mapping of the fpga pins that's the only thing that's not done in the schematic yet11:21
felix_routing the 3,3v gpios of one axiom connector and the high speed lanes of both connectors to a seperate fpga io bank each seems to work btw11:31
felix_the bga escape routing of one bank will be a bit tricky, but so far i'd say that it's possible without having to make too big compromises on the signal integrity11:33
*** Bertl is now known as Bertl_oO12:24
*** RexOrCine is now known as RexOrCine|away14:17
*** se6astian is now known as se6astian|away14:17
*** Bertl_oO is now known as Bertl17:04
*** se6astian|away is now known as se6astian17:40
*** se6astian is now known as se6astian|away20:36

Generated by irclog2html.py 2.13.1 by Marius Gedminas - find it at mg.pov.lt!