Wednesday, 2018-05-02

*** tpb has joined #photonsdi00:00
*** futarisIRCcloud has quit IRC01:45
*** Bertl is now known as Bertl_zZ03:32
*** se6astian|away is now known as se6astian07:26
se6astianhi felix_08:07
se6astianplease be so kind and provide a progress report again08:07
*** Bertl_zZ is now known as Bertl11:25
*** RexOrCine|away is now known as RexOrCine12:31
se6astianfelix_: ?13:14
*** se6astian is now known as se6astian|away14:51
*** Bertl is now known as Bertl_oO15:25
*** se6astian|away is now known as se6astian16:11
felix_i didn't get much done in the last week, since i'm currently not in karlsruhe. from friday on i have scheduled to work 3 days full time on the schematics and board and i hope that i manage to get the baord ready before may 17th20:03
felix_on the licensing: after this discussion https://irclog.whitequark.org/~h~openfpga/2018-04-29#21962071 i don't want to use the cern ohl; if you want a license with copyleft, than i'd use cc-by-sa 4.020:04
tpbTitle: ##openfpga on 2018-04-29 — irc logs at whitequark.org (at irclog.whitequark.org)20:05
Kjetilseriously ? :P20:09
felix_hm?20:11
KjetilIs the noun used in the licence text the big reason ?20:12
Bertl_oOfelix_: not sure what your problem is here ...20:12
Bertl_oOit clearly states that: Use of the masculine gender includes the feminine and neuter genders20:13
Bertl_oOand is employed solely to facilitate reading.20:13
Bertl_oObut as I said last time, as long as it is 'compatible' with the rest, any license you pick is fine20:15
felix_ah, true that. mithro also uses cc-by-sa 4.0 for his boards, so that license should be ok20:16
felix_if there would be any licensing problems, i could also relicense schematics and board layout20:18
felix_oh and people convinced me to at least try upstreaming the schemtic symbols used in the project20:19
felix_those will mostly be the sdi chips20:19
Bertl_oOgreat!20:21
felix_in the new version the footprints also got improved, so i'll use the ones shipped with kicad20:23
felix_for passives and the bga/qfn/...20:23
se6astian"to work 3 days full time on the schematics and board and i hope that i manage to get the baord ready before may 17th" <- good stuff!20:38
Bertl_oOyeah, looking forward to it as well ...20:41
felix_yeah, i was traveling a lot (so not in my office) and had to get some other stuff working when i was in my office, so i didn't get much done, but now i managed to have a reasonable big chunk of time to push the project in the direction of a prototype without an extra fpga board20:41
*** RexOrCine is now known as RexOrCine|away20:58
*** se6astian is now known as se6astian|away21:35

Generated by irclog2html.py 2.13.1 by Marius Gedminas - find it at mg.pov.lt!