| *** tpb has joined #photonsdi | 00:00 | |
| *** futarisIRCcloud has quit IRC | 05:23 | |
| *** se6astian|away is now known as se6astian | 07:19 | |
| *** Bertl_zZ is now known as Bertl | 09:05 | |
| *** Kjetil has joined #photonsdi | 10:14 | |
| *** Kjetil_ has quit IRC | 10:19 | |
| *** RexOrCine has joined #photonsdi | 12:15 | |
| se6astian | Hi felix_, would you be so kind and give a summary of the current dev state again | 12:33 |
|---|---|---|
| se6astian | what is done, what are the next steps, what is still to be done/decided | 12:34 |
| se6astian | rough estimates for next steps | 12:34 |
| *** RexOrCine has quit IRC | 12:57 | |
| *** RexOrCine has joined #photonsdi | 12:57 | |
| felix_ | didn't have time to work on the gateware side last month, but i looked into the component selection and feasibility for the axiom sdi module | 14:11 |
| felix_ | i'm no sure if it would be better if i put the priority on the hardware or on the gateware first | 14:11 |
| felix_ | *not | 14:11 |
| felix_ | i planned to hire a student to help a bit on the hardware design (mostly creating and verifying schematic symbold and pcb footprints), so things will get ready faster, but he signed at another company | 14:15 |
| felix_ | i also wanted to have a look at how xapp589 works, but you can't just download the example design, but have to sign an nda where i'm not 100% about the implications. i just want to know how to interact with the gpt to make that work and i probably don't want to use their reference code, since i suspect that that code won't be very good | 14:21 |
| Bertl | I advise reverse engineering :) | 14:21 |
| felix_ | problem is though that that interface is basically undocumented :/ | 14:26 |
| felix_ | TXPI_CFG0-5 are the registers | 14:27 |
| felix_ | if i had some code using that interface, it would be much easier to figure out how that works | 14:27 |
| Bertl | well, it would be way easier if all the Xilinx stuff were open source :) | 14:32 |
| felix_ | if i could choose, i'd rather want some good documentation than some bad xilinx code ;P | 14:33 |
| Bertl | ever seen good FPGA documentation? | 14:34 |
| felix_ | documentation from the vendor? not really... | 14:35 |
| felix_ | the two questions i have left of the hardware are if i can use the 0,8mm pitch package or need to use the 1mm pitch one with more pins and if crystal oscillators are sufficient or if i should use vcxos and a dac, which is more expensive and needs more board area | 14:37 |
| Bertl | good questions ... no doubt | 14:43 |
| *** Bertl is now known as Bertl_oO | 14:43 | |
| felix_ | ah, the txpi stuff seems to be at least partially documented in the gtp datasheet | 15:00 |
| se6astian | thanks for the summary | 15:01 |
| *** se6astian is now known as se6astian|away | 15:03 | |
| felix_ | so i'll probably just put two XOs and not VCXOs on the board, but try to have enough space to be able to swap the XOs with VCXOs in a future revision if the txpi stuff won't work | 15:03 |
| *** se6astian|away is now known as se6astian | 16:05 | |
| Kjetil | You might want to check the cost of XOs vs. a DDS solution | 16:58 |
| felix_ | Kjetil: you mean something like the Si5351B ? | 18:42 |
| felix_ | that's what i found when i looked for dds; i remembered dds being something different though | 18:43 |
| Kjetil | maybe | 19:00 |
| *** RexOrCine has quit IRC | 20:05 | |
| *** se6astian is now known as se6astian|away | 21:26 | |
Generated by irclog2html.py 2.13.1 by Marius Gedminas - find it at mg.pov.lt!