| *** tpb <[email protected]> has joined #litex | 00:00 | |
| tpw_rules | does dolu1990 hang around here? | 01:17 |
|---|---|---|
| *** peepsalot <peepsalot!~peepsalot@openscad/peepsalot> has joined #litex | 01:42 | |
| *** lexano <[email protected]> has quit IRC (Ping timeout: 256 seconds) | 02:15 | |
| *** peepsalot <peepsalot!~peepsalot@openscad/peepsalot> has quit IRC (Remote host closed the connection) | 02:31 | |
| *** Degi <[email protected]> has quit IRC (Ping timeout: 245 seconds) | 02:43 | |
| *** Degi_ <[email protected]> has joined #litex | 02:43 | |
| *** Degi_ is now known as Degi | 02:43 | |
| *** ElfenKaiser <ElfenKaiser!~deadsalmo@2a0a-a541-fda0-0-afff-a54-111f-c21a.ipv6dyn.netcologne.de> has quit IRC (Quit: Konversation terminated!) | 03:12 | |
| *** pftbest <[email protected]> has quit IRC (Quit: Leaving...) | 07:22 | |
| tnt | tpw_rules: nope. | 09:11 |
| *** lexano <[email protected]> has joined #litex | 14:21 | |
| somlo | _florent_: is there a way to control where in register space the LiteScopeAnalyzer is placed? I'm trying to add it to an existing design for some debugging, and it's shifted my entire register map up by 0x800 by going in first, before `ctrl_reset` | 17:34 |
| somlo | be nice if I could avoid having to redo my entire DTS to accomodate it :) | 17:35 |
| ysionneau | also, on the other hand, it could be nice to be able to auto-generate the dts, a bit like the csr.csv is generated | 18:39 |
| ysionneau | somlo: maybe you can override the csr_map property of SoCCore ? | 18:43 |
| ysionneau | or maybe the csr_reserved_csrs | 18:45 |
| somlo | rocket support for litex_json2dts is "on the road map", but for now I'm doing (rare) manual edits when the auto-generated map changes :) | 20:51 |
| somlo | besides, I may not actually care if the blobs being loaded match the DTB, for the purpose of looking at the litescope generated data -- so NVM, I'm "un-asking" the question :P | 20:53 |
Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!