Sunday, 2023-07-16

*** tpb <[email protected]> has joined #litex00:00
*** cr1901_ <cr1901_!~cr1901@2601:8d:8600:911:91d2:54cc:5389:c809> has joined #litex00:24
*** ewen <[email protected]> has quit IRC (Quit: leaving)00:26
*** cr1901 <cr1901!~cr1901@2601:8d:8600:911:8d73:996:e200:f429> has quit IRC (Ping timeout: 246 seconds)00:27
*** TMM_ <[email protected]> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.)01:31
*** TMM_ <[email protected]> has joined #litex01:31
*** cr1901_ is now known as cr190102:49
*** Degi_ <[email protected]> has joined #litex02:52
*** Degi <[email protected]> has quit IRC (Ping timeout: 246 seconds)02:52
*** Degi_ is now known as Degi02:52
*** Degi_ <[email protected]> has joined #litex08:46
*** mupuf_ <[email protected]> has joined #litex08:47
*** TMM__ <[email protected]> has joined #litex08:47
*** matoro_ <matoro_!~quassel@user/matoro> has joined #litex08:48
*** Degi <[email protected]> has quit IRC (*.net *.split)08:53
*** TMM_ <[email protected]> has quit IRC (*.net *.split)08:53
*** matoro <matoro!~quassel@user/matoro> has quit IRC (*.net *.split)08:53
*** mupuf <[email protected]> has quit IRC (*.net *.split)08:53
*** Degi_ is now known as Degi08:53
sensilleokay, one problem seems to be that etherbone cannot handle the initial back-to-back packets from litescope_cli, maybe when sys_freq is too low (50MHz)11:01
sensilleetherbone locks up after that11:01
sensilleadding a sleep in litex_server makes litescope work again11:02
sensilleadding a ping-pong for writes would help11:03
sensilleor a 10ms sleep after each write11:11
sensilleoh, or is it because the cpu is hogging the bus?11:58
sensillefinally a bit of progress: with neorv32 i can get a small program to run, just not with vexriscv. the vexriscv core just runs up the instruction counter, fetches the instruction, but doesn't seem t execute anything. loops from 0-0x1e816:24
sensilleaccording to litescope16:26
sensillehttps://imgur.com/oEZPQTG.png16:40
*** TMM__ <[email protected]> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.)17:52
*** TMM_ <[email protected]> has joined #litex17:53
riktwI got a small issue with interrupts. I want to add a second uart and a second timer to a SoC and have interrupts. I added the following ( https://pastebin.com/r8FENm3X ) to an example from the litex-boards and it builds and they got added to the SoCIRQHandler. 19:31
tpbTitle: self.extratimer = Timer() uartPhy = uart.UARTPHY( - Pastebin.com (at pastebin.com)19:31
riktwIn the software/libbase/isr.c I added a small printf to print any irq source other then the build in uart but I can't seem to generate an interrupt. Is there anything else needed, or am I missing something in code?  ( https://pastebin.com/9Apyx37a )19:34
tpbTitle: void isr(void){ __attribute__((unused)) unsigned int irqs; irqs = irq_pe - Pastebin.com (at pastebin.com)19:34
riktwI also saw that I can do self.irq.add("fjnefji", use_loc_if_exists=True) with anything for the name and it does compile? Is that the expected behavior? 19:35
*** matoro_ <matoro_!~quassel@user/matoro> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.)21:00
*** matoro <matoro!~quassel@user/matoro> has joined #litex21:00

Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!