Tuesday, 2023-06-27

*** tpb <[email protected]> has joined #litex00:00
*** cr1901 <cr1901!~cr1901@2601:8d:8600:911:6d34:a78:2fe0:b3ea> has quit IRC (Read error: Connection reset by peer)02:45
*** cr1901 <cr1901!~cr1901@2601:8d:8600:911:9dfd:4d8d:1eda:2080> has joined #litex02:47
*** cr1901 <cr1901!~cr1901@2601:8d:8600:911:9dfd:4d8d:1eda:2080> has quit IRC (Read error: Connection reset by peer)02:48
*** cr1901 <cr1901!~cr1901@2601:8d:8600:911:f127:9fa0:42fb:667f> has joined #litex02:50
*** Degi_ <[email protected]> has joined #litex03:30
*** Degi <[email protected]> has quit IRC (Ping timeout: 246 seconds)03:31
*** Degi_ is now known as Degi03:31
*** _alice <[email protected]> has quit IRC (Server closed connection)05:43
*** _alice <[email protected]> has joined #litex05:43
*** FabM <[email protected]> has joined #litex06:15
*** TMM_ <[email protected]> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.)06:59
*** TMM_ <[email protected]> has joined #litex07:00
*** so-offishul <[email protected]> has quit IRC (Ping timeout: 240 seconds)07:42
_florent_Hi, sorry for not being very present... lots of projects going on...08:09
_florent_tpw_rules: For now I have a preference to keep CPU integration similar for all CPUs and integration wrapper directly in LiteX, can you explain the changes you would like to do for VexRiscv-SMP?  08:10
_florent_tpw_rules: We could probably improve things, but we would need to think about the best approach for all the CPUs.08:11
_florent_sensille: Sorry I haven't found the time to look at your issue yet. You could indeed probably simplify the logic with write only logic to the Tx buffers.08:13
sensillei did that, and it seems to work fine. not fully tested yet08:14
sensillesaves tons of resources08:14
sensillei might prepare some pull requests for that08:14
_florent_sensille: OK great, feel free to experiment/tweak the code for your need, if you made interesting finding/improvements, happy to review/integrate08:15
_florent_sensille: that's possible we could switch to this as default since I'm not sure any software code re-read the TX buffers08:17
sensillemaybe to calculate checksums08:18
*** cr1901_ <cr1901_!~cr1901@2601:8d:8600:911:f85b:41c9:3523:ccca> has joined #litex09:04
*** cr1901 <cr1901!~cr1901@2601:8d:8600:911:f127:9fa0:42fb:667f> has quit IRC (Ping timeout: 246 seconds)09:04
sensilleand maybe some CPUs implement 8 bit writes as 32 bit RMW?09:20
*** tucanae47 <[email protected]> has quit IRC (Server closed connection)09:41
*** tucanae47 <[email protected]> has joined #litex09:41
sensilleoh, and unaligned 32 bit writes10:22
sensille_florent_: do you know how vexrisc handles 8 bit writes? rmw or with byte lane enable?10:29
*** tpw_rules <[email protected]> has quit IRC (Server closed connection)13:00
*** tpw_rules <[email protected]> has joined #litex13:01
tpw_rules_florent_: basically the problem is that the pythondata vexriscv smp repo needs litex to automatically generate the CPUs because litex has the routine to enumerate them. in contrast for all the other CPUs each of the pythondata repos are standalone and don't need litex13:12
*** so-offish <[email protected]> has joined #litex15:12
*** so-offishul <so-offishul!~so-offish@2610:148:610:2b11::18> has joined #litex15:38
*** so-offish <[email protected]> has quit IRC (Ping timeout: 245 seconds)15:41
*** cr1901_ is now known as cr190116:25
*** so-offishul <so-offishul!~so-offish@2610:148:610:2b11::18> has quit IRC (Quit: Leaving)17:25
*** so-offish <so-offish!~so-offish@2610:148:610:2b11::18> has joined #litex17:26
*** TMM_ <[email protected]> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.)18:08
*** TMM_ <[email protected]> has joined #litex18:08
*** FabM <FabM!~FabM@armadeus/team/FabM> has quit IRC (Ping timeout: 258 seconds)19:24
*** sakman <[email protected]> has quit IRC (Quit: Leaving)22:12
*** sakman <[email protected]> has joined #litex22:16
*** mikolajw <mikolajw!~mikolajtc@2001:470:69fc:105::3b02> has joined #litex22:56

Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!