| *** tpb <[email protected]> has joined #litex | 00:00 | |
| *** bl0x_ <[email protected]> has joined #litex | 01:19 | |
| *** bl0x <[email protected]> has quit IRC (Ping timeout: 260 seconds) | 01:21 | |
| *** so-offish1 <so-offish1!~so-offish@2610:148:610:2b11::1> has joined #litex | 02:02 | |
| *** so-offishul <[email protected]> has quit IRC (Ping timeout: 264 seconds) | 02:06 | |
| *** so-offish1 <so-offish1!~so-offish@2610:148:610:2b11::1> has quit IRC (Ping timeout: 250 seconds) | 02:09 | |
| *** Degi <[email protected]> has quit IRC (Ping timeout: 255 seconds) | 02:21 | |
| *** Degi_ <[email protected]> has joined #litex | 02:22 | |
| *** Degi_ is now known as Degi | 02:22 | |
| *** unkraut <[email protected]> has quit IRC (Remote host closed the connection) | 03:35 | |
| *** unkraut <[email protected]> has joined #litex | 03:36 | |
| *** keesj <[email protected]> has quit IRC (*.net *.split) | 06:00 | |
| *** Abhishek_ <[email protected]> has quit IRC (*.net *.split) | 06:00 | |
| *** Abhishek_ <[email protected]> has joined #litex | 06:00 | |
| *** keesj <[email protected]> has joined #litex | 06:01 | |
| MoeIcenowy | somlo: I asked ZenithalHourlyRate, who bought a STLV7325 a few months after me, and his board has a USB Mini Type-B for USB2UART, the converter is CH340 | 09:44 |
|---|---|---|
| *** hrberg <[email protected]> has quit IRC (Quit: No Ping reply in 180 seconds.) | 10:12 | |
| *** hrberg <[email protected]> has joined #litex | 10:13 | |
| *** pacot24 <[email protected]> has joined #litex | 10:14 | |
| *** peeps[zen] <peeps[zen]!~peepsalot@openscad/peepsalot> has joined #litex | 10:29 | |
| *** peepsalot <peepsalot!~peepsalot@openscad/peepsalot> has quit IRC (Ping timeout: 248 seconds) | 10:31 | |
| somlo | MoeIcenowy: when I plug in the on-board usb/uart, it detects a cp2102 Silicon Labs uart bridge controller | 11:25 |
| somlo | the important question is whether the tx fpga pin connected to that is different, or simply has a bad contact on my specific board | 11:26 |
| *** so-offish <[email protected]> has joined #litex | 14:36 | |
| *** so-offishul <so-offishul!~so-offish@2610:148:610:2b11::14> has joined #litex | 14:37 | |
| *** so-offish <[email protected]> has quit IRC (Ping timeout: 255 seconds) | 14:41 | |
| MoeIcenowy | somlo: I wonder how is your board -- mine also comes with mini USB Type-B for USB2UART connected to CH340 | 15:11 |
| MoeIcenowy | I start to wonder whether it's reworked | 15:11 |
| *** pacot24 <[email protected]> has quit IRC (Ping timeout: 260 seconds) | 15:15 | |
| *** so-offishul <so-offishul!~so-offish@2610:148:610:2b11::14> has quit IRC (Ping timeout: 250 seconds) | 15:18 | |
| *** zjason`` is now known as zjason | 15:22 | |
| *** Guest75 <[email protected]> has joined #litex | 15:25 | |
| *** so-offish <so-offish!~so-offish@2610:148:610:2b11::14> has joined #litex | 15:30 | |
| *** Guest75 <[email protected]> has quit IRC (Quit: Ping timeout (120 seconds)) | 15:32 | |
| MoeIcenowy | btw what's the difference between S7MMCM and S7PLL? | 15:48 |
| MoeIcenowy | I found PLL can have higher VCO frequency in datasheets, but less feature | 15:48 |
| MoeIcenowy | (I am thinking about switch S7MMCM to S7PLL in stlv7325 LiteX target file, to allow more possible system clocks with possible PLL setup | 15:49 |
| cr1901 | I thought Series 7 PLLs are a constrained version of the MMCMs | 22:49 |
| *** C-Man <C-Man!~C-Man@2a01:4f8:212:1aae::2:1002> has joined #litex | 23:47 | |
Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!