Monday, 2023-01-09

*** tpb <[email protected]> has joined #litex00:00
*** cr1901 <cr1901!~cr1901@2601:8d:8600:911:7980:c83c:30da:556d> has quit IRC (Read error: Connection reset by peer)00:17
*** Shatur <[email protected]> has quit IRC (Quit: Konversation terminated!)00:31
*** cr1901 <cr1901!~cr1901@2601:8d:8600:911:f0ed:dd36:4bc2:46b3> has joined #litex00:40
*** cr1901 <cr1901!~cr1901@2601:8d:8600:911:f0ed:dd36:4bc2:46b3> has quit IRC (Remote host closed the connection)00:53
*** cr1901 <cr1901!~cr1901@2601:8d:8600:911:f0ed:dd36:4bc2:46b3> has joined #litex00:54
*** cr1901 <cr1901!~cr1901@2601:8d:8600:911:f0ed:dd36:4bc2:46b3> has quit IRC (Ping timeout: 255 seconds)00:58
*** cr1901 <cr1901!~cr1901@2601:8d:8600:911:f0ed:dd36:4bc2:46b3> has joined #litex00:59
*** Degi_ <[email protected]> has joined #litex01:53
*** Degi <[email protected]> has quit IRC (Ping timeout: 260 seconds)01:54
*** Degi_ is now known as Degi01:54
*** Guest49 <[email protected]> has joined #litex02:22
*** Guest49 is now known as notdavid02:23
notdavidso I'm a little stuck on adding a wishbone slave to the main bus. I have an SoC w/ a vexriscv (basically a carbon copy of the colorlight i5  with a couple things removed). I've made a dumb wishbone LED thing in verilog, hooked it up through a migen Module, with all the wishbone signals, rst, and clk (via ClockSignal and ResetSignal), then made a02:38
notdavidnew wishbone interfaced, connected the pins, created a new memory region (inside the IO memory region? I'm unsure about this, I did it because it complained that it had to be cached unless it was in the IO region), and added a wishbone slave.02:38
notdavidHere's a gist with the relevant code: https://gist.github.com/davidlenfesty/1d301f2769c8f2ba77098e50ded77e1102:38
notdavidI'd appreciate if anyone could give me pointers, I'm sure I'm just missing some concept I could find if I went looking in the right place.02:38
notdavid(err, my symptoms were being able to read/write some cached value, but that was due to a dumb mixup in my testing FW, hitting different behaviour so idk if anything I could say is still valid)02:48
*** bl0x_ <[email protected]> has joined #litex02:48
*** bl0x <[email protected]> has quit IRC (Ping timeout: 252 seconds)02:50
notdavidokay, pretty clear from the generated verilog none of the wishbone signals are getting connected at all03:04
notdavidgave up and switched to CSRs, and now the cpu hangs when I write to the CSR address ¯\_(ツ)_/¯04:11
MoeIcenowymithro: do you mean let me upstream the changes?04:57
*** FabM <FabM!~FabM@2a03:d604:103:600:2e60:8c7c:e8fb:7990> has joined #litex07:05
*** lexano <[email protected]> has quit IRC (Ping timeout: 260 seconds)07:06
*** lexano <[email protected]> has joined #litex07:20
*** TMM_ <[email protected]> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.)07:42
*** TMM_ <[email protected]> has joined #litex07:42
*** sajattack[m] <sajattack[m]!~sajattack@2001:470:69fc:105::1d9> has quit IRC (Quit: You have been kicked for being idle)09:00
*** notdavid <[email protected]> has quit IRC (Quit: Ping timeout (120 seconds))12:40
*** Salamandar <Salamandar!~salamanda@2001:470:69fc:105::ecd> has joined #litex13:26
mithroMoeIcenowy: yeah, they might also tell you how they expect the include stuff to work14:02
MoeIcenowymithro: they expect some of the directories to be added to the synthesis program's include dir14:06
MoeIcenowywhich isn't applicable on some platforms14:06
MoeIcenowye.g. Quartus14:06
mithroMoeIcenowy: Would https://community.intel.com/t5/Intel-Quartus-Prime-Software/Search-Path-for-Source-Files/td-p/723522 help?14:09
tpbTitle: Solved: Search Path for Source Files - Intel Communities (at community.intel.com)14:09
MoeIcenowymithro: well I remember I failed on it14:11
mithroI haven't used Quartus, so no idea14:32
*** Guest49 <[email protected]> has joined #litex17:35
*** Guest49 <[email protected]> has quit IRC (Quit: Client closed)17:40
*** TMM_ <[email protected]> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.)18:44
*** TMM_ <[email protected]> has joined #litex18:44
*** FabM <FabM!~FabM@armadeus/team/FabM> has quit IRC (Ping timeout: 265 seconds)20:15

Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!