| *** tpb <[email protected]> has joined #litex | 00:00 | |
| *** Degi <[email protected]> has quit IRC (Ping timeout: 256 seconds) | 02:01 | |
| *** Degi <[email protected]> has joined #litex | 02:02 | |
| *** bl0x <[email protected]> has joined #litex | 02:52 | |
| *** bl0x_ <bl0x_!~bl0x@p200300d7a718fb00785c6ad6a32def2a.dip0.t-ipconnect.de> has quit IRC (Ping timeout: 252 seconds) | 02:52 | |
| *** knicklicht <knicklicht!~knicklich@2a02:908:1995:4220:e122:cdf3:1040:2eed> has joined #litex | 06:00 | |
| _florent_ | knicklicht: This should be possible yes, you can find some OpenOCD .cfg files in litex_boards, ex this one should be close to what you want to do: https://github.com/litex-hub/litex-boards/blob/master/litex_boards/prog/openocd_trellisboard.cfg | 07:23 |
|---|---|---|
| knicklicht | Thanks, I will have a look at it. Currently I just use openFPGAloader to load it manually. I finally got everything set up. I also managed to build Zephyr and boot it. Really happy with how nice everything fits together. Next step: Enable I2S cores. It should be possible to have multiple instances of the same core, right? | 07:27 |
| _florent_ | knicklicht: Great for Zephyr, what was the issue? (could be useful to know what it was is someone has the same issue in the future) | 07:33 |
| _florent_ | knicklicht: The SoC builder will allow you to integrate multiple I2S cores yes, you will just have to see if https://github.com/enjoy-digital/litex/blob/master/litex/tools/litex_json2dts_zephyr.py can generate .dts for multiple instances. | 07:34 |
| knicklicht | I just needed to enable the timer uptime latch with: --timer-uptime . This is not mentioned in any tutorials out there as far as I can tell but the Zephyr build error hints at it | 07:35 |
| _florent_ | knicklicht: if not, you'll have to edit the script of do manual copy/changes in the .dts. | 07:35 |
| _florent_ | knicklicht: after this, zephyr should be able to handle the multiple I2S instances | 07:35 |
| knicklicht | Perfect | 07:35 |
| knicklicht | Ah, a quick search tells me that --timer-uptime was mentioned in the Zephyr guide to get litex vexriscv running on the Arty | 07:36 |
| _florent_ | Thanks for the info on the issue | 07:37 |
| _florent_ | I just opened https://github.com/enjoy-digital/litex/issues/1555 to have a closer look at it | 07:37 |
| *** FabM <[email protected]> has joined #litex | 08:07 | |
| MoeIcenowy | _florent_: BTW as I didn't change OpenC906 for a long time, should we create pythondata-cpu-openc906? | 08:45 |
| *** shorne <[email protected]> has quit IRC (Ping timeout: 260 seconds) | 08:49 | |
| *** shorne <[email protected]> has joined #litex | 09:05 | |
| *** cr1901_ <cr1901_!~cr1901@2601:8d:8600:911:7980:c83c:30da:556d> has joined #litex | 09:08 | |
| *** cr1901 <cr1901!~cr1901@2601:8d:8600:911:696c:4c1f:8ed4:ef7e> has quit IRC (Ping timeout: 252 seconds) | 09:09 | |
| knicklicht | Is there a tutorial on how to add a core to a soc? I found an example repo that shows how to add I2S but it's two years and I am unsure if it's up to date: https://github.com/antmicro/zephyr-on-litex-vexriscv/blob/0775f94d3537ec5e967ea2ac2b6aba0de3fa71af/soc_zephyr.py | 09:57 |
| knicklicht | When I try to build I get "i2s_tx Region in IO region, it can't be cached: Origin: 0xb2000000, Size: 0x00040000, Mode: RW, Cached: True Linker: False" caused by: self.add_memory_region("i2s_tx", 0xb2000000, i2s_mem_size). In the example the memory regions are allocated differently. Where can I find out how to do the mapping? | 11:12 |
| knicklicht | Okay, I bypassed that by setting the region adress to something before ethmacs bus range. Now I have a more serious problem, the i2s core seems to be designed only for xilinx devices. It directly uses FIFOSyncMacro from litex.soc.cores.ram.xilinx_fifo_sync_macro. Is there an alternative for the ECP5? | 11:42 |
| *** cr1901_ is now known as cr1901 | 12:49 | |
| *** cr1901 <cr1901!~cr1901@2601:8d:8600:911:7980:c83c:30da:556d> has quit IRC (Read error: Connection reset by peer) | 14:15 | |
| *** cr1901 <cr1901!~cr1901@2601:8d:8600:911:7980:c83c:30da:556d> has joined #litex | 14:15 | |
| *** rektide <[email protected]> has quit IRC (Remote host closed the connection) | 15:02 | |
| *** FabM <FabM!~FabM@armadeus/team/FabM> has quit IRC (Quit: Leaving) | 15:33 | |
| *** knicklicht <knicklicht!~knicklich@2a02:908:1995:4220:e122:cdf3:1040:2eed> has quit IRC (Quit: Client closed) | 15:55 | |
| *** knicklicht <knicklicht!~knicklich@2a02:908:1995:4220:e122:cdf3:1040:2eed> has joined #litex | 16:39 | |
| *** Guest64 <[email protected]> has joined #litex | 16:53 | |
| *** Guest64 <[email protected]> has quit IRC (Client Quit) | 16:56 | |
| *** zjason`` is now known as zjason | 17:05 | |
| *** TMM_ <[email protected]> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.) | 17:15 | |
| *** TMM_ <[email protected]> has joined #litex | 17:15 | |
| *** knicklicht <knicklicht!~knicklich@2a02:908:1995:4220:e122:cdf3:1040:2eed> has quit IRC (Ping timeout: 260 seconds) | 17:24 | |
| *** cr1901 <cr1901!~cr1901@2601:8d:8600:911:7980:c83c:30da:556d> has quit IRC (Remote host closed the connection) | 18:19 | |
| *** cr1901 <cr1901!~cr1901@2601:8d:8600:911:7980:c83c:30da:556d> has joined #litex | 18:19 | |
| *** cr1901 <cr1901!~cr1901@2601:8d:8600:911:7980:c83c:30da:556d> has quit IRC (Remote host closed the connection) | 18:22 | |
| *** cr1901 <cr1901!~cr1901@2601:8d:8600:911:7980:c83c:30da:556d> has joined #litex | 18:23 | |
| _florent_ | MoeIcenowy: We should create a pythondata-cpu-openc906 repo yes, I could look at it next week | 22:04 |
Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!