Saturday, 2022-11-26

*** tpb <[email protected]> has joined #litex00:00
*** Emantor <[email protected]> has quit IRC (Quit: ZNC - http://znc.in)02:20
*** Emantor <[email protected]> has joined #litex02:20
*** Degi <[email protected]> has quit IRC (Ping timeout: 268 seconds)03:18
*** Degi_ <[email protected]> has joined #litex03:18
*** Degi_ is now known as Degi03:19
*** TMM_ <[email protected]> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.)03:22
*** TMM_ <[email protected]> has joined #litex03:22
*** proppy[m] <proppy[m]!~proppymat@2001:470:69fc:105::cfc1> has quit IRC (Quit: You have been kicked for being idle)09:00
sensilleinteresting. I built my soc with uartbone + crossover and tried to access it via wishbone-tool -s terminal. it somehow works, but needs minutes to print the welcome message16:04
sensillebuilding wishbone-tool from source does not fix it16:15
sensillememory access via wishbone-tool is quick16:26
*** lexano <[email protected]> has quit IRC (Remote host closed the connection)18:41
sensilleit turned out to be a signal quality issue: i use this china ft232rl board, very simple19:39
sensillethey managed to even screw that up: they left vccio floating. it somehow works, but not really19:39
sensilleresults in crazy crosstalk between rx and tx19:40
*** pbsds <[email protected]> has quit IRC (Quit: The Lounge - https://thelounge.chat)19:50
*** pbsds <[email protected]> has joined #litex19:50
*** lexano <[email protected]> has joined #litex20:13
*** TMM_ <[email protected]> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.)20:30
*** TMM_ <[email protected]> has joined #litex20:30
*** Wolfvak <Wolfvak!~Wolfvak@user/wolfvak> has quit IRC (Ping timeout: 265 seconds)21:59
*** Wolfvak <Wolfvak!~Wolfvak@user/wolfvak> has joined #litex22:04
*** geertu <[email protected]> has quit IRC (Ping timeout: 260 seconds)22:28

Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!