Tuesday, 2022-11-15

*** tpb <[email protected]> has joined #litex00:00
*** Degi_ <[email protected]> has joined #litex03:40
*** Degi <[email protected]> has quit IRC (Ping timeout: 268 seconds)03:41
*** Degi_ is now known as Degi03:41
MoeIcenowy_florent_: btw I am thinking how does LiteX keep the register layout of mainline-Linux-supported cores?07:32
*** FabM <[email protected]> has joined #litex08:12
*** Brinx <[email protected]> has joined #litex08:36
*** Brinx <[email protected]> has quit IRC (Ping timeout: 260 seconds)08:41
*** Brinx <[email protected]> has joined #litex09:08
*** TMM_ <[email protected]> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.)11:47
*** TMM_ <[email protected]> has joined #litex11:47
*** Brinx <[email protected]> has quit IRC (Remote host closed the connection)12:57
*** Brinx <[email protected]> has joined #litex12:58
*** Brinx <[email protected]> has quit IRC (Remote host closed the connection)12:59
*** Brinx <[email protected]> has joined #litex13:00
*** FabM <FabM!~FabM@armadeus/team/FabM> has quit IRC (Ping timeout: 268 seconds)13:13
*** Guest7521 <[email protected]> has joined #litex13:38
*** indy <[email protected]> has quit IRC (Ping timeout: 248 seconds)13:45
*** indy <[email protected]> has joined #litex13:56
*** Brinx <[email protected]> has quit IRC (Remote host closed the connection)14:01
*** Guest7521 <[email protected]> has quit IRC (Quit: Client closed)14:15
*** Brinx <[email protected]> has joined #litex14:40
*** minute <[email protected]> has quit IRC (Ping timeout: 246 seconds)14:54
*** minute <[email protected]> has joined #litex14:55
MoeIcenowy_florent_: I suddenly realized openc906 is not in test/test_cpu.py, however maybe if I add it it will fall into "untested" like rocket?15:18
*** FabM <[email protected]> has joined #litex15:41
*** FabM <FabM!~FabM@armadeus/team/FabM> has quit IRC (Quit: Leaving)16:23
*** Brinx <[email protected]> has quit IRC (Remote host closed the connection)16:25
*** Brinx <[email protected]> has joined #litex16:25
*** Brinx <[email protected]> has quit IRC (Ping timeout: 260 seconds)16:30
*** nelgau_ <[email protected]> has joined #litex18:55
*** nelgau <[email protected]> has quit IRC (Ping timeout: 260 seconds)18:57
*** nelgau <[email protected]> has joined #litex19:15
*** nelgau_ <[email protected]> has quit IRC (Ping timeout: 248 seconds)19:17
_florent_MoeIcenowy: For the linux supported cores, we are avoiding register interface changes for now but indeed discuss about putting something in place. This could be an API version register that would always be read at the location.20:13
_florent_MoeIcenowy: For OpenC906, if it's passing test_cpu in CI, we could test it. For rocket, IIRC the issue was related to Github CI, maybe limiting the number of jobs as shenki_ just did for Microwatt would work20:14
cr1901Do device trees allow register layouts to change (in addition to dynamically defining "where's all the peripherals"?20:33
*** nelgau_ <[email protected]> has joined #litex21:31
*** nelgau <[email protected]> has quit IRC (Ping timeout: 260 seconds)21:32
*** TMM_ <[email protected]> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.)21:37
*** TMM_ <[email protected]> has joined #litex21:37
zypI think they only define the base address for the whole register block, not the order of individual registers22:09
tntWell, technically you "could" have DT bindings where every sub-reg address is configurable, but it'd be a major pain.22:17

Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!