Wednesday, 2022-10-19

*** tpb <[email protected]> has joined #litex00:00
*** TMM_ <[email protected]> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.)02:15
*** TMM_ <[email protected]> has joined #litex02:15
*** Degi_ <[email protected]> has joined #litex03:17
*** Degi <[email protected]> has quit IRC (Ping timeout: 260 seconds)03:18
*** Degi_ is now known as Degi03:18
*** zjason <[email protected]> has quit IRC (*.net *.split)03:48
*** nelgau <[email protected]> has quit IRC (*.net *.split)03:48
*** josuah <[email protected]> has quit IRC (*.net *.split)03:48
*** msh <[email protected]> has quit IRC (*.net *.split)03:48
*** toshywoshy <toshywoshy!~toshywosh@ptr-377wf33o3bnthuddmycb.18120a2.ip6.access.telenet.be> has quit IRC (*.net *.split)03:48
*** msh <[email protected]> has joined #litex03:48
*** zjason <[email protected]> has joined #litex03:48
*** josuah <[email protected]> has joined #litex03:48
*** nelgau <[email protected]> has joined #litex03:49
*** toshywoshy <toshywoshy!~toshywosh@ptr-377wf33o3bnthuddmycb.18120a2.ip6.access.telenet.be> has joined #litex03:49
*** rusty <rusty!~rusty@2600:6c5d:4f00:16f6:7517:c8d:6d59:6c73> has joined #litex04:07
*** rusty <rusty!~rusty@2600:6c5d:4f00:16f6:7517:c8d:6d59:6c73> has left #litex04:08
*** FabM <FabM!~FabM@armadeus/team/FabM> has joined #litex05:51
*** indy <[email protected]> has quit IRC (Ping timeout: 260 seconds)06:41
*** indy <[email protected]> has joined #litex06:45
*** Brinx <[email protected]> has joined #litex07:18
*** Brinx_ <[email protected]> has joined #litex07:48
*** Brinx <[email protected]> has quit IRC (Read error: Connection reset by peer)07:48
*** Brinx <[email protected]> has joined #litex08:18
*** Brinx_ <[email protected]> has quit IRC (Read error: Connection reset by peer)08:18
*** cr1901_ <cr1901_!~cr1901@2601:8d:8600:911:1945:89b2:152:6675> has joined #litex08:37
*** cr1901 <cr1901!~cr1901@2601:8d:8600:911:f593:47f7:89b8:71f> has quit IRC (Ping timeout: 248 seconds)08:41
*** Brinx_ <[email protected]> has joined #litex08:49
*** Brinx <[email protected]> has quit IRC (Read error: Connection reset by peer)08:49
*** Brinx <[email protected]> has joined #litex09:19
*** Brinx_ <[email protected]> has quit IRC (Read error: Connection reset by peer)09:19
*** Brinx_ <[email protected]> has joined #litex09:20
*** Brinx <[email protected]> has quit IRC (Read error: Connection reset by peer)09:20
DerekKozel[m]Is there a way to have the registers of the PCIe interface stable between rebuilds if the PCIe gateware isn't changed? I'm trying to minimize the number of times the kernel and userspace drivers need to be rebuilt when there aren't changes to that area of the SoC.09:38
tntDerekKozel[m]: you can fix the address of the "top level" blocks (i.e. the ones directly under the SoC).09:48
*** Brinx <[email protected]> has joined #litex09:50
*** Brinx_ <[email protected]> has quit IRC (Read error: Connection reset by peer)09:50
tntDerekKozel[m]: https://pastebin.com/UTriYnj509:51
tpbTitle: class BaseSoC(SoCCore): csr_map = { 'ctrl' : 0, - Pastebin.com (at pastebin.com)09:51
DerekKozel[m]Thanks!09:51
tntNow inside those blocks there is (AFAIU) currently no way to manually define a memory map ... (which is annoying TBH because when you want to pre-plan for future extension or multiple configs havign compatible memory maps, you'd need that)09:52
DerekKozel[m]That's a start at least. Right now as long as the interface is stable between rebuilds and minor changes of the same design that's sufficient09:54
*** lolock <lolock!~lolock@2a03:b0c0:3:d0::cad:a001> has joined #litex10:14
*** Brinx_ <[email protected]> has joined #litex10:20
*** Brinx <[email protected]> has quit IRC (Read error: Connection reset by peer)10:20
*** Brinx_ <[email protected]> has quit IRC (Remote host closed the connection)10:47
*** cr1901_ is now known as cr190111:35
*** smosanu <[email protected]> has joined #litex15:58
*** FabM <FabM!~FabM@armadeus/team/FabM> has quit IRC (Quit: Leaving)16:18
*** smosanu <[email protected]> has quit IRC (Quit: Client closed)16:19
*** indy <[email protected]> has quit IRC (Ping timeout: 252 seconds)18:53
*** nickoe <[email protected]> has joined #litex19:18
*** nickoe <[email protected]> has quit IRC (Client Quit)19:19
*** TMM_ <[email protected]> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.)19:32
*** TMM_ <[email protected]> has joined #litex19:32
_florent_tnt: that's indeed a current limitation that I should remove (this would allow me to remove some ugly workarounds I have in some designs to keep a fixed memory map...). It's probably not complicated to implement, I'll try to have a look at this soon.20:33
DerekKozel[m]The more stable the register map can be the more feasible it gets to do things like have packaged drivers for the CLE-215, or at least reduce it to a rare build/upgrade. 20:39
*** indy <[email protected]> has joined #litex20:49
*** indy <[email protected]> has quit IRC (Ping timeout: 255 seconds)20:54
cr1901Did there used to be a wishbone CDC verilog file provided with LiteX?21:38

Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!