Wednesday, 2022-09-14

*** tpb <[email protected]> has joined #litex00:00
*** Degi_ <[email protected]> has joined #litex00:30
*** Degi <[email protected]> has quit IRC (Ping timeout: 268 seconds)00:30
*** Degi_ is now known as Degi00:30
*** nickoe <[email protected]> has quit IRC (Quit: Client closed)00:42
*** nelgau <[email protected]> has quit IRC ()00:42
*** nickoe <[email protected]> has joined #litex00:42
*** nelgau <[email protected]> has joined #litex01:04
*** nickoe <[email protected]> has quit IRC (Quit: Client closed)02:51
*** nickoe <[email protected]> has joined #litex02:52
*** nelgau <[email protected]> has quit IRC (Read error: Connection reset by peer)03:40
*** nelgau <[email protected]> has joined #litex03:41
*** TMM_ <[email protected]> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.)03:48
*** TMM_ <[email protected]> has joined #litex03:48
*** FabM <FabM!~FabM@2a03:d604:103:600:2e60:8c7c:e8fb:7990> has joined #litex05:16
*** nickoe <[email protected]> has quit IRC (Quit: Client closed)05:17
*** nickoe <[email protected]> has joined #litex05:18
*** zjason <[email protected]> has quit IRC (Remote host closed the connection)07:14
*** zjason <[email protected]> has joined #litex07:14
mshshould jtagbone work OK with litescope? with litex_cli --regs I can see analyzer_trigger_done getting set, but analyzer_storage_done never gets set. doesn't _seem_ like it would be transport related, but uartbone worked OK in a similar setup before07:25
*** Brinx <[email protected]> has joined #litex07:49
*** nickoe <[email protected]> has quit IRC (Quit: Client closed)07:51
*** nickoe <[email protected]> has joined #litex07:52
*** Brinx <[email protected]> has quit IRC (Ping timeout: 265 seconds)07:54
*** Brinx <[email protected]> has joined #litex09:02
mshtried uartbone in the same design now, and it works. guess maybe jtagbone is OK at slow rates or something09:13
tntIn theory both are equivalent ... does jtagbone work for you for other stuff ?09:16
tntAnd TBH you're better off with uartbone. It's usually faster than jtagbone if you set a baudrate of like 1M or 2Mbaud.09:17
mshjtagbone worked fine for litex_cli --regs, haven't used it for much else (I'm just integrating a generated litescope .v into another design)09:28
mshwill use uartbone, just the target board doesn't currently have any spare pins brought out. but can sort that out09:28
*** TMM_ <[email protected]> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.)12:19
*** TMM_ <[email protected]> has joined #litex12:19
*** nickoe <[email protected]> has quit IRC (Quit: Client closed)13:13
*** nickoe <[email protected]> has joined #litex13:14
*** nickoe <[email protected]> has quit IRC (Ping timeout: 252 seconds)14:18
*** nickoe <[email protected]> has joined #litex14:31
nickoemsh I think the jtagbone is sorta slow15:40
*** nickoe <[email protected]> has quit IRC (Quit: Client closed)16:21
*** nickoe <[email protected]> has joined #litex16:21
*** nickoe <[email protected]> has quit IRC (Quit: Client closed)16:26
*** nickoe <[email protected]> has joined #litex16:26
*** nickoe <[email protected]> has quit IRC (Quit: Client closed)16:40
*** nickoe <[email protected]> has joined #litex16:40
nickoeIs it possible to have multiple "endpoints" for the serial console?17:37
*** minute <[email protected]> has joined #litex17:52
minutehey, i am bringing up a new kintex-7 board with KSZ9031RNX eth phy, and i have a weird problem, it looks like all the nybbles in rx packages are doubled17:53
minuteexample: 555555555555555555555555555555dd333333330000000000001100cc00008833666622bb00bb116688dddd006600000000000000000022aa33ffffeeff0088000000000000000000000000ee0000883366ffffeeff6622bb00bb11ffff22000017:54
minute000000000000000000000000000000000000000000000000001100668800008833ffff004400cc00000000000000000000000000000000000000005500110000000000000000005500ccdd11001100cc00008833666622bb00bb113399bbdd995517:54
minuteee2217:54
minuteany ideas?17:54
minute(this is from the output of turning on eth/udp debug in litex bios) 17:54
zypDDR vs SDR mismatch?17:55
minutesomething with RX_DV/RX_CLK perhaps? this used to work on the last rev of the board, and this part wasn't changed, weirdly17:55
zypor perhaps something is running at double the clock rate it's supposed to17:56
minutemhmm17:56
*** dlobato <[email protected]> has joined #litex18:07
*** dlobato <[email protected]> has quit IRC (Client Quit)18:10
minuteeach nybble is received twice and the nybbles are swapped... if i unscramble that in a script, it's a valid packet18:21
minuteanother q, don't i have to set the phy mdio address anywhere?!18:27
zypprobably defaults to 0, if mdio is even used18:53
*** FabM <FabM!~FabM@armadeus/team/FabM> has quit IRC (Ping timeout: 264 seconds)18:59
_florent_Ohh, I just saw that Intel PathFinder is in fact using LiteX under the hood: https://twitter.com/enjoy_digital/status/157012879383425843219:15
*** nickoe <[email protected]> has quit IRC (Ping timeout: 252 seconds)19:16
_florent_gsomlo: For the Rocket support they are advertising, they are probably just reusing your work :) 19:16
somlo_florent_: heh... why re-build the wheel when there's a nice, round one already there ;)19:53
somloBTW, made it a whole lot further with Fedora this time around (with LiteX support built into their "distro" kernel). Still crashes, but well *after* switching root from initrd to /dev/mmcblk0p2); https://imgur.com/a/8pvwQEp , https://imgur.com/a/FpnCFDb and https://imgur.com/a/lmCgog319:56
tpbTitle: Imgur: The magic of the Internet (at imgur.com)19:56
somloI'll post a full log of serial at some point soon, before I start hunting for what exactly causes the crash19:56
somlobut we're getting closer to world domination ;)19:56
minutezyp: could this be a mismatch of 100mbit vs 1000? i.e. if the phy is in 10/100 mode it would clock the data as SDR and liteeth would sample at DDR, right? how can liteeth detect the link mode?20:05
zypminute, possible, IIRC it should detect the link mode from status bits on the data lines when idle20:12
minuteoh hmm, i didn't know this was possible. there's no MDIO happening at all, right?20:13
minutei'm not sure if liteeth rgmii even supports switching to 100/10mbit? because it would need to switch the clock down to 25mhz or 2.5mhz20:29
minuteand s7rgmii.py has:     tx_clk_freq = 125e6 and:    rx_clk_freq = 125e620:30
zypwould it? I was of the impression that it's running the same clock and just repeating symbols20:49
zyphmm, no I guess RGMII is different from RMII in that regard20:51
zypRGMII is source synchronous, so in 100Mb/s mode it'll give you a 25MHz clock and SDR data20:52
zypso if your receiver believes it's still in 1Gb/s mode, it'll be clocked by the 25MHz RXCLK, but capture DDR data20:53
minuteexactly21:25
minutepossibly the cable i used was bad quality or old and downgraded to 100mbit this time, and liteeth doesn't know about this21:26
minutei'll check link status via mido read tomorrow21:26
zypno lights on the switch showing speed?21:34
*** nickoe <[email protected]> has joined #litex22:10
*** guan <[email protected]> has quit IRC (Quit: Connection closed for inactivity)22:17
*** nickoe <[email protected]> has quit IRC (Quit: Client closed)23:28
*** nickoe <[email protected]> has joined #litex23:28

Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!