Friday, 2022-06-24

*** tpb <[email protected]> has joined #litex00:00
*** Degi_ <[email protected]> has joined #litex02:35
*** Degi <[email protected]> has quit IRC (Ping timeout: 240 seconds)02:35
*** Degi_ is now known as Degi02:35
*** Finde <[email protected]> has quit IRC (Quit: WeeChat 2.3)05:36
*** Finde <[email protected]> has joined #litex05:36
*** Guest76 <[email protected]> has joined #litex05:53
Guest76Hi, Is there any examples of how to use GPIO with litex?05:53
*** FabM <FabM!~FabM@2a03:d604:103:600:f1d5:539d:4b49:7624> has joined #litex06:25
Guest76Hi, Is there any examples of how to use GPIO with litex?06:56
*** Guest76 <[email protected]> has quit IRC (Ping timeout: 252 seconds)07:56
*** genpaku <[email protected]> has quit IRC (Read error: Connection reset by peer)10:12
*** genpaku <[email protected]> has joined #litex10:16
*** ilia__s0 <[email protected]> has quit IRC (Quit: The Lounge - https://thelounge.chat)10:27
*** ilia__s0 <[email protected]> has joined #litex10:29
*** Shatur <[email protected]> has joined #litex10:43
ShaturIs it possible to add my own ip core to simulation in litex_sim? If yes, how?10:44
*** indy <[email protected]> has quit IRC (Quit: ZNC 1.8.2 - https://znc.in)13:05
*** indy <[email protected]> has joined #litex13:07
_florent_Shatur: Adding cores to litex_sim is similar than adding core to a regular design, you can also follow the wiki for this. The main restriction is that the core will have to be supported by Verilator.13:28
Shatur_florent_: Sorry for a stupid question, but where I can find a target for it? For real hardware I see targets in boards directory. Is there something like this I can modify fo litex_sim?13:39
ShaturOh, there is litex/litex/tools/litex_sim.py, I need to modify it?13:59
_florent_Shatur: yes14:12
_florent_that's the equivalent of the targets14:12
ShaturThank you!14:14
*** Shatur <[email protected]> has quit IRC (Quit: Konversation terminated!)16:07
jevinskie[m]Shatur: it’s pretty simple. Here is an extension of serial2tcp that adds framing via length encoding https://github.com/jevinskie/litex/commit/86a6d234a10db5ec58a6f08fd634d20218afa8a418:03
*** FabM <FabM!~FabM@armadeus/team/FabM> has quit IRC (Quit: Leaving)18:04
jevinskie[m]Guest76: take a look at https://github.com/enjoy-digital/litex/blob/481857ad0a73c8fed7257bf028577413536c9caa/litex/tools/litex_sim.py#L28818:04
*** Shatur <[email protected]> has joined #litex18:15
ShaturAnyone encountered the following error? rust-lld: error: section '.text.dummy' will not fit in region 'spiflash': overflowed by 18446744073675997184 bytes18:15
ShaturI trying to build my "hello world" firmware for svd and memory files from litex_sim18:16
ShaturHere is the parameters I used: litex_sim --csr-svd=hal/litex_sim_pac/soc.svd --memory-x=hal/litex_sim_pac/memory.x --with-spi-flash --cpu-variant=minimal18:17
*** josuah <[email protected]> has quit IRC (*.net *.split)20:46
*** Melkhior <Melkhior!~Melkhior@2a01:e0a:1b7:12a0:225:90ff:fefb:e717> has quit IRC (*.net *.split)20:46
*** SpaceCoaster <SpaceCoaster!~derek@user/spacecoaster> has quit IRC (*.net *.split)20:46
*** SpaceCoaster <[email protected]> has joined #litex20:46
*** Melkhior <Melkhior!~Melkhior@2a01:e0a:1b7:12a0:225:90ff:fefb:e717> has joined #litex20:46
*** josuah <[email protected]> has joined #litex20:46
*** Shatur <[email protected]> has quit IRC (Quit: Konversation terminated!)22:19
*** ewen_ <[email protected]> has joined #litex22:54
*** ewen_ <[email protected]> has quit IRC (Quit: leaving)23:28

Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!